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SUMMARY 
The ob jec t ive  of the  program conducted by Shaker Research Corporation was t o  
t e s t  the  f e a s i b i l i t y  of expanding an o p t i c a l  method of de tec t ing  tu rbo je t  
blade v ib ra t ion  from a  s i n g l e  por t  system t o  a  mul t ipor t  system t h a t  allows 
high frequency response measurements t o  be made. The system was designed 
and breadboarded. I t  included the  con t ro l  funct ion  and two Data Acquisi t ion 
Modules s imulat ing a  two-port system. This r epor t  describes the  measurement 
concept and the  design approach u t i l i z e d .  
The areas  of  technica l  r i s k  i n  the  system were i d e n t i f i e d  and a  t e s t  plan 
was conducted t h a t  inves t iga ted  each a r e a  of r i s k .  The r e s u l t s  of the  t e s t -  
ing  showed t h a t  the  system was capable of operat ing as  planned and there-  
f o r e  the technica l  r i s k  invol-ved i n  cons t ruct ing  the  complete system would 
be small.  This repor t ,  therefore ,  recommends t h a t  the  complete measurement 
system be fabr ica ted  and i n s t a l l e d  a t  NASA - Lewis. 
INTRODUCTION 
The d e t e c t i o n  of t h e  onse t  and t h e  s tudy  of t h e  c h a r a c t e r  of t u r b o j e t  b l ade  
f l u t t e r  i n  gas  t u r b i n e  t e s t  programs is  extremely important t o  t h e  r e l i a b l e  
development of t h e s e  engines.  T r a d i t i o n a l l y  t h e s e  measurements have been 
made us ing  s t r a i n  gages a t t ached  t o  t h e  r o t a t i n g  b lad ing  wi th  t h e  s i g n a l s  
brought o u t  through s l i p  r i n g  assemblies .  Problems a s soc i a t ed  wi th  t h e s e  
kinds of measurements have l e d  NASA-Lewis personnel  t o  i n v e s t i g a t e  an 
o p t i c a l  approach t o  making t h e  measurement. (Ref. 1 ) .  I n i t i a l  success  
w a s  r epo r t ed  f o r  t h e  o p t i c a l  technique and work is cont inuing a t  NASA- 
Lewis on f u r t h e r  development of t h e  measurement system. This  work in- 
volves observing a l l  b l ade  t i p s  a s  t hey  pass  a s i n g l e  f i x e d  o p t i c a l  
probe. 
A more ambit ious program was a l s o  i n i t i a t e d  a t  NASA-Lewis t h a t  involved 
ob ta in ing  d a t a  from many p o r t s  spaced around t h e  circumference of a t e s t  
r i g ,  o r  u l t ima te ly ,  an engine. This  technique r e l i e s  upon a f i b e r  o p t i c  
system t o  d e t e c t  t h e  presence of a b l ade  by d e t e c t i o n  of l i g h t  r e f l e c t e d  
from t h e  b lade  t i p .  Blade d e f l e c t i o n  can be  determined by measuring t h e  
time a t  which a b l ade  passes  t h e  f i x e d  o p t i c a l  probes. The a c t u a l  
d e f l e c t i o n  is  d i r e c t l y  p ropor t iona l  t o  t h e  d i f f e r e n c e  between a c t u a l  and 
predic ted  ( v i b r a t i o n l e s s )  b lade  passage t imes.  With enough senso r s  l o -  
ca ted  around t h e  circumference of t h e  r o t o r  ca se ,  t h e  d a t a  system can 
measure b l ade  t i p  motion equiva len t  t o  measurements obtained by analog t o  
d i g i t a l  sampling of s enso r s  mounted on each b lade  t i p .  
Obviously i n  cons t ruc t ing  such an  ins t rumenta t ion  system t h e r e  a r e  
s eve ra l  a r e a s  of t e c h n i c a l  r i s k  which i f  no t  succes s fu l ly  surmounted could 
r e s u l t  i n  a u s e l e s s  and expensive d a t a  system. Recognizing t h i s  f a c t ,  
NASA wise ly  decided t o  s p l i t  t h e  development program i n t o  two p a r t s .  I n  
p a r t  one, t h e  system would be  designed. A s  p a r t  of t h e  des ign ,  a c r i t i c a l  
review would be made of those  p o r t i o n s  of t h e  system t h a t  involved t h e  
g r e a t e s t  r i s k .  Enough of t h e  system would then be  breadboarded t o  a l low 
f e a s i b i l i t y  t e s t i n g  t o  b e  conducted and t h e  r i s k  elements t o  be  eva lua ted .  
This  r e p o r t  covers  t h e  p a r t  one e f f o r t .  Tes t ing  has  resolved t h e  uncer- 
t a i n t i e s  of t h e  system ope ra t ion  s a t i s f a c t o r i l y ,  and t h e  second p a r t  of 
t h e  work -- bu i ld ing  t h e  complete system -- can be  undertaken w i t h  a h igh  
l e v e l  of confidence. 
MEASUREMENT DESCRIPTION 
CONCEPT 
The o b j e c t i v e  of t h e  measurement is  t o  determine t u r b o j e t  b l ade  t i p  
v i b r a t i o n  motion by us ing  f ixed  probes. The measurement r e q u i r e s  a  
p r e c i s e  knowledge of angular  p o s i t i o n  of t h e  r o t o r  a t  any i n s t a n t  of t ime 
and a s i g n a l  generated when a  b l ade  passes  an  exac t  l o c a t i o n  on t h e  engine 
case.  Fig. 1 i s  a s i m p l i f i e d  concept.  I f  t h e  sensor  "sees" t h e  b l ade  
when t h e  angular  p o s i t i o n  i s  exac t ly  8, then  t h e  b lade  is  no t  d e f l e c t e d  
a t  t h a t  i n s t a n t .  I f  t h e  sensor  "sees" t h e  b l ade  when t h e  angular  p o s i t i o n  
is d i f f e r e n t  than  0 ( i s  0 f a ) ,  then  t h e  a c t u a l  d e f l e c t i o n  of t h e  b l ade  
a t  t h a t  i n s t a n t  may be ca l cu la t ed  from t h e  va lue  a and t h e  compressor 
s t a g e  geometry. 
The sensor  t h a t  has  been s u c c e s s f u l l y  appl ied  c o n s i s t s  of a  b i f u r c a t e d  
f i b e r  o p t i c  bundle t h a t  provides both  a  l i g h t  source and a  r e t u r n  pa th  
t o  a  r e c e i v e r  t h a t  looks f o r  t h e  r e f l e c t i o n  of l i g h t  from t h e  b lade  t i p  
a s  i t  passes  by t h e  o p t i c a l  bundle. Also a  p a i r  of pu lse  gene ra to r s  
a r e  used i n  tandem t o  gene ra t e  a  cons tan t  number of pu lses  per  r o t o r  
r evo lu t ion .  Angular p o s i t i o n  i s  determined from t h e  number of pu l se s  
counted a f t e r  t h e  l / r e v .  s i g n a l .  The pulse  t r a i n  could be generated 
by a gear  o r  more accu ra t e ly  by an  encoder of some type  mounted t o  t h e  
s h a f t .  A l l  encoder concepts ,  however, s u f f e r  e i t h e r  from inaccu rac i e s  
of t h e i r  own o r  i n a b i l i t y  t o  gene ra t e  enough pu l se s  per  r evo lu t ion  t o  
ob ta in  t h e  des i r ed  b lade  motion r e s o l u t i o n .  A previously proposed 
s o l u t i o n  t o  t h i s  problem i s  t o  measure t h e  time i n t e r v a l  between l / r e v .  
s i g n a l s  and compute a  frequency t h a t  would produce t h e  des i r ed  number of 
pu l se s  per  r evo lu t ion .  This  computed frequency would then be  "dialed" 
i n t o  a n  accu ra t e  frequency syn thes i ze r .  I n  t h i s  manner thousands of 
accu ra t e ly  spaced pu l se s  may be generated f o r  one s h a f t  r evo lu t ion .  
This  t r a i n  of pu l se s  is now c a l l e d  t h e  ang le  c lock  pulse  t r a i n .  For 
now, l e t ' s  assume t h a t  t h e  rpm remains cons t an t .  The a c t u a l  method 
used t o  overcome rpm v a r i a t i o n  w i l l  be  descr ibed i n  t h e  s e c t i o n  on 
system design.  
Next, i n s t ead  of one sensor ,  o r  p o r t ,  suppose s e v e r a l  p o r t s  are equa l ly  
spaced around t h e  circumference of t h e  engine. I f  t h e  engine i s  now 
operated i n  a  condi t ion  i n  which t h e  b lades  a r e  n o t  v i b r a t i n g ,  t h e  count 
when each b l ade  a r r i v e s  a t  each p o r t  can then be memorized f o r  t h i s  zero 
d e f l e c t i o n  case.  A s  t h e  b l ades  begin t o  v i b r a t e ,  t h e  a r r i v a l  count can 
aga in  b e  s to red  a t  each p o r t  f o r  each blade.  Af t e r  t h e  t e s t ,  t h e s e  
counts  may be  r e c a l l e d ,  sub t r ac t ed  from t h e  zero d e f l e c t i o n  run count ,  
converted t o  b l ade  t i p  motion and could b e  p l o t t e d  as shown i n  f i g .  2 .  
Each d o t  is t h e  d e f l e c t i o n  a t  a  given po r t .  The d a t a  may be so r t ed  
t o  produce t h e  time varying h i s t o r y  of one b lade .  I f  d a t a  from many 
r evo lu t ions  a r e  saved, a  Fas t  Four i e r  Transform (FFT) may be c a l c u l a t e d  t o  
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An a d d i t i o n a l  f a c t o r  which complicates  t h e  measurement must now be con- 
s ide red .  Blade f l u t t e r  and v i b r a t i o n  can occur i n  more than  one mode. 
For example, one f l u t t e r  component might be simple b lade  bending. I n  
t h i s  case ,  one sensor  per  po r t  would completely d e f i n e  t h e  b l ade  motion. 
Fig. 3 shows t h i s  t y p i c a l  motion. Blade f l u t t e r  may however a l s o  
con ta in  t o r s i o n a l  o r  b lade  camber l i n e  d e f l e c t i o n  components. These 
l a t t e r  two types  of f l u t t e r  a r e  shown i n  f i g s .  4 & 3 .  Many senso r s  
a r e  needed i n  o rde r  t o  measure how a l l  of t h e  v i b r a t i n g  b l ades  are 
deforming. 
I n  o rde r  t o  handle t h e  v a s t  amount of numbers t h a t  w i l l  b e  generated a t  
each p o r t  f o r  each sensor ,  a  system ayproach was conceived where each 
sensor  would be  monitored by a m i c r o ~ r o c e s s o r  wi th  a  4k memory. A l l  
microprocessors  would be t i e d  toge the r  t o  a  c e n t r a l  c o n t r o l l e r  f o r  ea se  
i n  s e t t i n g  up t h e  t e s t  parameters  and organiz ing  and d i sp l ay ing  t h e  
r e s u l t s .  The d a t a  s to red  r a y  be  used t o  c a l c u l a t e  a  Fas t  Four ie r  Trans- 
form (FFT) t o  o b t a i n  t h e  v i b r a t i o n  components of t h e  b lades .  I n  conven- 
t i o n a l  v i b r a t i o n  measurement systems where one t ransducer  is  used and t h e  
analog output  is d i g i t i z e d  by an A I D  conve r t e r ,  important v a r i a b l e s  a r e  
t h e  d i g i t i z i n g  r a t e  and t h e  memory l eng th .  I n  t h e  measurement concepc 
being developed he re ,  t h e  same v a r i a b l e s  a r e  important i n  determining 
the  maximum frequency and r e s o l u t i o n  f o r  the  FFT. The d i g i t i z i n g  r a t e  
i n  t h i s  system i s  t h e  r e c i p r o c a l  of t he  time it takes one b lade  t o  go from 
one senso r  t o  the next .  The memory length  appears t o  be f ixed .  
If t h e  microprocessors a r e  l i nked  t o  each o t h e r  a s  we l l  a s  t o  t h e  c e n t r a l  
processor ,  then a d d i t i o n a l  f l e x i b i l i t y  may be b u i l t  i n t o  t h e  measurement 
system. Assume t h a t  t h e  number of p o r t s  is i n i t i a l l y  chosen so  t h a t  t h e  
blade passage time from por t  t o  p o r t  y i e l d s  a  d i g i t i z i n g  r a t e  t h a t  re- 
s u l t s  In  a  maximum frequency of tlie FFT h igher  than t h e  h ighes t  v ibra-  
t i o n a l  component expected. The d i g i t i z i n g  r a t e  may be va r i ed  by vary ing  
t h e  speed of t h e  r o t o r .  Another method woul-d be  t o  use every o thk r  
po r t  s o  t h a t  t h e  d i g i t i z i n g  r a t e  would be reduced. Frequency r e s o l u t i o n  
may be improved i f  t he  memory l eng th  can be increased  and t h i s  can be 
accomplished i f  t h e  system al lows t h e  use of 4k of memory a s soc i a t ed  
wi th  the  unused po r t .  Sampling r a t e  may be l e f t  a t  t h e  h ighe r  r a t e  i f  
a l l  p o r t s  a r e  used and r e s o l u t i o n  may be  increased  i f  d a t a  is  n o t  taken 
f o r  every b lade  bu t  only,  f o r  example, every o t h e r  o r  every t h i r d  blade.  
To achieve  a d d i t i o n a l  f l e x i b i l i t y  i n  t h e  d i g i t i z i n g  r a t e  and memory 
l eng th ,  t h e  measurement system must b e  capable of ope ra t ing  i n  two 
v a r i a t i o n s  of t h e  b a s i c  ope ra t ion  where d a t a  i s  taken from each b l ade  
a t  each p o r t .  These v a r i a t i o n s  a r e :  
1. The system must have the  a b i l i t y  t o  t ake  d a t a  from 
every p o r t  o r  every o t h e r  p o r t ,  o r  from every f o u r t h  
p o r t  and t o  u t i l i z e  t h e  memory a s soc i a t ed  wi th  t h e  
unused p o r t s  f o r  d a t a  s to rage .  
Sensor 
<I  
Fig.  3 Blade Bending Motion 
Optical Sensor Twisted Posit ion 
rmal Position 
. . . . - . .- -. . ----- .-..___ _ _  
%isf ed Posit ion 




F i g .  5 Blade Camber Line Deflection 
2. The system must have t h e  a b i 1 i . t ~  t o  t a k e  d a t a  from every 
b lade  o r  t o  s k i p  any number of b lades  whi le  tak ing  da t a .  
3.  A combination of t h e  above two ope ra t ions .  
The measurement system proposal  would u t i l i z e  8 b i t  microprocessors  
s i n c e  t h e s e  processors  appeared t o  have t h e  requi red  speed and were 
a v a i l a b l e  when t h e  concept was o r i g i n a l l y  developed. 
SPECIFICATIONS 
The measurement system designed must be  capable of ope ra t ion  wi th  a wide 
v a r i e t y  of r o t o r s ;  however, a sample r o t o r  s p e c i f i c a t i o n  was developed 
and made p a r t  of t h e  c o n t r a c t .  These a r e  a s  fol lows:  
Rotor diameter  
Rotat ion r a t e  
508 mm (20 inch)  
1 885 r a d / s  (1800 RPM) 
Blade t i p  th ickness  0.508 mm (0.020 inch) 
Blade t i p  width 25.4 mm (1.0 inch) 
Maximum r o t o r  b l ade  
v i b r a t i o n  frequency 3 500 Hz 
No. of b lades  i n  r o t o r  64 
The requirement f o r  maximum system r e s o l u t i o n  would equate  one count b i t  
equal  t o  0.020 mm (0.008 inch)  d e f l e c t i o n  whi le  t h e  minimum r e s o l u t i o n  
would b e  1 b i t  equals  0.254 mm (0.01 inch ) .  
I f  t h e  above r o t o r  s p e c i f i c a t i o n  and r e s o l u t i o n s  a r e  used, t h e  follow- 
ing  measurement parameters may be developed. 
Tip speed a t  1 885 r a d / s  = 478.78 m / s  (18 850 inch/sec)  
- 108 o o o O / ~  
Maximum Resolut ion 
0 t o  0.0008 inch  corresponds t o  1 b i t  r e s o l u t i o n  
F u l l  s c a l e  - f 2.6 mm (f 0.1024 inch)  
(7 b i t s  p lus  s ign )  
- 2 0.587' 
Time r e s o l u t i o n  - 42.4 n s  
Nominal ang le  c lock  = 23.56 rnHz 
f requency 
Nominal s y n t h e s i z e r  
M u l t i p l i c a t i o n  f a c t o r  = 78 533 
(X l l r e v . )  
Minimum Resolut ion 
0 t o  0.254 mm corresponds t o  1 b i t  r e s o l u t i o n  
F u l l  scale = + 32.51 mm ( 1.28 inch)  
0 
= 2 7.33 
Time r e s o l u t i o n  = 530.5 n s  
Nominal ang le  c lock  = 1.88 mHz 
frequency 
Nominal s y n t h e s i z e r  
m u l t i p l i c a t i o n  f a c t o r  = 6 280 
AE r r r o r  can be  a s s o c i a t e d  w i th  t h e  end of a  r evo lu t ion  s i n c e  
a t  t h i s  p o i n t ,  t h e  one per  r e v  s i g n a l  r e s e t s  t h e  ang le  c lock  
counter .  A t  a given p o r t ,  a  b l ade  may be  passing a t  t h i s  same 
t i m e  and f o r  one r e v o l u t i o n  i t  could pass  j u s t  be fo re  t h e  r e s e t  
wh i l e  t h e  next  r e v o l u t i o n  i t  could pass  j u s t  a f t e r .  The b lade  
d e f l e c t i o n  could be  s m a l l  between t h e  two cases  bu t  could 
appear  l a r g e  due t o  r e s e t t i n g  t h e  counter .  For example, i n  
one r evo lu t ion  t h e  count could be  100. I n  t h e  next  r e v o l u t i o n ,  
t h e  r e s e t  could come a t  count 102 and t h e  b l ade  a r r i v e  a t  a  
count of 2. This  i s  a c t u a l l y  on ly  a  d e f l e c t i o n  of a  count  of 
4  bu t  would appear  a s  98. To minimize t h i s  pos s ib l e  e r r o r ,  
t h e  count should be approaching 256 a t  t h e  t ime of r e s e t .  I f  
t h e  s y n t h e s i z e r  m u l t i p l i c a t i o n  f a c t o r  is allowed t o  be  only 
m u l t i p l e s  of 256, t h i s  would r e s u l t  i n  ze ro  e r r o r  f o r  zero  
speed d r i f t .  This  modi f ies  a c t u a l  f u l l  s c a l e  s e t t i n g s  a s  
shown below. 
Nomizal Angle Clock Actual  
F u l l  Sca l e  X Fac to r  Frequency F u l l  S c a l e  
These va lues  a r e  f o r  t h e  s p e c i f i c a t i o n  r o t o r .  I f  t h e  r o t o r  
geometry, speed o r  r e s o l u t i o n  requirements  change, a n g l e  c lock 
f requencies  w i l l  a l s o  change. The number of p o r t s  used is  
d i r e c t l y  r e l a t e d  t o  t h e  sampling r a t e  and thus  t h e  frequency 
response of t h e  system. Consider t h e  s p e c i f i c a t i o n  r o t o r  
maximum r o t o r  b l ade  v i b r a t i o n  frequency o r  3 500 H z  a long wi th  
i t s  r o t a t i o n a l  speed of 1 885 r a d l s  (18 000 rpm). To produce 
a FFT wi th  a maximum frequency of 3 500 H z ,  a sampling r a t e  
a t  l e a s t  twice t h i s  frequency is requ i r ed  o r  7 000 H z .  The 
period of t h i s  sampling r a t e  is  142 psec and must be  equal  t o  t h e  
time f o r  one b lade  t o  go from one sensor  t o  t h e  next .  The 
r o t o r  t r a v e l s  0.268 rad ians  i n  142 vsec which means t h a t  t h e r e  
should b e  a mimumum of 24 p o r t s  around t h e  circumference of t h e  
r o t o r  case .  Al ias ing  e r r o r s  (equiva len t  t o  s t roboscopic  e f f e c t  
i n  t h e  s i n g l e  p o r t  system) would r e s u l t  i f  a h igher  frequency 
than 3 500 Hz were i n  t h e  d a t a .  The d e s i r e  f o r  a s a f e t y  f a c t o r  
a s  w e l l  a s  a d e s i r e  t o  have t h e  number of p o r t s  a power of 2 
r e s u l t s  i n  a 32 p o r t  system. I f  t h e  ca se  of 32 p o r t s  and a 
memory capac i ty  of 4 096 8 b i t  words a t  each p o r t  is used, then 
t h e  fol lowing frequency responses and r e s o l u t i o n s  may be  ob- 
ta ined  : 
32 p o r t s ,  64 b lades ,  1 885 r a d l s  
Sample time and r a t e  t = 104 psec 
( t ime f o r  b l ade  n f = 9 600 Hz 
t o  g e t  from p o r t  N 
t o  po r t  (N+l) 
Memory l eng th lb l ade  2 048 
(Memory X p o r t s /  
b lades)  
Time t o  f i l l  memory t = 0.213 s 
Frequency resolu-  4.69 Hz 
t i o n  (1/T) 
( 1  024 l i n e  FFT) 
Max frequency 4 800 H z  
(9  60012 o r  4'.69 
x 1 024) 
This  frequency response exceeds t h e  maximum r o t o r  blade v i b r a t i o n  
frequency of t h e  s p e c i f i c a t i o n .  Extreme c a r e  must be  taken t o  i n s u r e  
t h a t  frequency components h ighe r  than  4 800 Hz a r e  n o t  p re sen t  i n  
t h e  d a t a  s i n c e  they w i l l  cause a l i a s i n g  e r r o r s .  I n  t h i s  type  of 
system, t h e r e  a r e  n o t  ways t o  produce t h e  equiva len t  of an a n t i -  
a l i a s i n g  f i l t e r .  
Other combinations of number of p o r t s ,  number of b lades  and r o t o r  
speed a r e  included i n  Table 1. 
MEASUREMENT PROBLEM 
I n  t h e  des ign  of t h e  measurement system, s e v e r a l  c r i t i c a l  a r e a s  must be  
addressed i f  t h e  system is t o  succeed. A b r i e f  explana t ion  of t h e  prob- 
lems is given below. The s o l u t i o n  t o  t h e s e  problems w i l l  be  covered i n  
t h e  explana t ion  of t h e  design.  
Angular P o s i t i o n  Information. The key t o  t h e  succes s fu l  measure- 
ment of b l ade  t i p  motion is t h e  p r e c i s e  knowledge of t h e  angular  
p o s i t i o n  of t h e  r o t o r  when a b l ade  a r r i v a l  pu lse  is  rece ived  a t  
a  given po r t .  The r e s o l u t i o n  of t h e  angular  p o s i t i o n  must a l s o  
be  v a r i a b l e  t o  a l low t h e  measurement of b lade  t i p  motion t o  d i f -  
f e r e n t  r e s o l u t i o n s  wi th in  t h e  8  b i t s  a v a i l a b l e .  Based on t h e  
s p e c i f i c a t i o n ,  t h e  number of pu l se s  per  r evo lu t ion  w i l l  vary from 
78 592 t o  6 400 f o r  f u l l  s c a l e  b lade  t i p  motion from * 1.88 mm and 
+ 32.51 mm. The maximum pu l se  r a t e  corresponds t o  t h e  frequency 
of 23 578 mHz. This  means t h a t  t h e  t ransmission of t h e  ang le  
c lock  pulse  t r a i n  t o  t h e  d a t a  a c q u i s i t i o n  modules a t  each p o r t  is  
no t  a  t r i v i a l  problem. Addi t iona l ly ,  i f  t h e  r o t o r  speed changes, 
t h e  angle  c lock  frequency must change t o  cont inue  t o  produce 78 592 
pu l se s  per  r evo lu t ion .  The frequency change must occur between two 
c lock  pu l se s  ( o r  i n  a  minimum of 42 ns )  o r  a t  l e a s t  change smoothly 
i n  a  t ime no t  much longer  -- without  spur ious  pu l se  b u r s t s  o r  long 
t imes wi th  no pu l se  output .  
Keeping Track of t h e  Proper  Blade. The s e c r e t  t o  ob ta in ing  a  
h igh  frequency response measurement of b lade  d e f l e c t i o n  is  t o  
sample b lade  d e f l e c t i o n s  a t  each p o r t  a s  t h e  b l ade  passes .  This  
means t h a t  t o  assembly t h e  sampled time domain s i g n a l  f o r  a  given 
b lade ,  d a t a  f o r  t h a t  b l ade  must be gathered from t h e  memory 
loca t ed  a t  each p o r t .  This  impl ies  t h a t  t h e  da t a  is placed i n  
memory i n  an o rde r ly ,  predetermined manner. Two very  important 
cons ide ra t ions  a r e :  1 )  t h e  i d e n t i f i c a t i o n  of d a t a  f o r  t h e  f i r s t  
b lade  i n  each memory; and 2) t h e  e l imina t ion  of any e x t r a  o r  
missing d a t a  p o i n t s  which would completely des t roy  t h e  i n t e g r i t y  
of d a t a  p o i n t s  fol lowing.  The f i r s t  b l ade  is  a  problem s i n c e  
except  f o r  a few combinations of numbers of r o t o r  b lades  and 
numbers of p o r t s ,  one b l ade  w i l l  always be very  c l o s e  t o  a p o r t  
sensor .  Then depending on whether t h e  b lade  i s  d e f l e c t e d  back- 
ward o r  forward a t  t he  s t a r t i n g  i n s t a n t  i t  may o r  may no t  be 
t h e  f i r s t  b l ade  f o r  which d a t a  is taken. 
TABLE I 
EVALUATION OF SYSTEM PERFORMANCE 
Sys tern c h a r a c t e r i s t i c s  f o r  d i f f e r e n t  experiment s e tups .  
32 Por ts  1 16 Ports  1 32 Por ts  32 Por t s  16 Por ts  32 Ports  
Experiment 6 4  Blades 6 4  Blades 32 Blades 6 4  Blades 32 Blades 6 4  Blades 
Setup 1 885 r a d l s  1 885 r a d l s  1 885 rad /s  942.5 r a d l s  1 885 r a d l s  3 770 r a d l s  
Sample Time 104 psec 208 usec 104 iisec 208 usec 208 usec 52 psec 
Sample Frequency 9 600 H z  4 800 Hz 9 600 H z  4 800 H z  4 800 Hz 19  200 H z  
Memory/ Blade 2 048 2 048 4 096 2 048 4 096 2 048 
Time t o  F i l l  
Memory 0.213 s  0.426 s  0.426 s 0.426 s  0.852 s  0.106 s  
Frequency 
Resolut ion 4.69 H z  2.35 H z  2.35 H z  2.35 H z  1.17 Hz 9 . 4  Hz 
Max Frequency 4 800 H z  2 400 H z  4 800 H z  2 400 H z  2 400 H z  9 600 H z  
FFT ( l i n e s )  1 024 1 024 2 048 1 024 2 048 1 024 
1 
A l l  condi t ions  a r e  taken  f o r  a  system us ing  32 por t s  and t h e  s p e c i f i c a t i o n  r o t o r .  Lesser  por t s  imply 
sk ipping  po r t s  while  l e s s e r  b1ade.s imply sk ipping  b lades .  Smaller  number of p o r t s  mean a d d i t i o n a l  
memory. 
Microprocessor Timing. The microprocessor t h a t  w i l l  be  used 
t o  handle t h e  d a t a  a t  each p o r t  must be  c a r e f u l l y  s e l e c t e d  and 
t h e  c r i t i c a l  loop  coded. Options must be  included t h a t  pass  d a t a  
on t o  t h e  next  module as w e l l  as t h e  a b i l i t y  t o  s k i p  b lades .  A t  
1 885 rad / s  and 64 blades ,  t h e  t ime between two undef lec ted  b lades  
a r r i v i n g  a t  a p o r t  is 52 us. Less than  t h i s  t ime could b e  a v a i l a b l e  
depending on t h e  r e l a t i v e  d e f l e c t i o n  of t h e  b lades  a s  they  a r r i v e  a t  
a p o r t .  
F e a s i b i l i t y  Tes t ing .  The concluded c o n t r a c t  work included 
t h e  con t ro l l ed  t e s t i n g  a t  two d a t a  a c q u i s i t i o n  modules w i t h  
s imulated b lade  pass  s i g n a l s  i n  o rde r  t o  prove t h e  f e a s i b i l i t y  of 
a  f u l l  s c a l e  system f o r  making t h e  b l ade  f l u t t e r  measurement. The 
system b u i l t  i n  t h i s  breadboard phase l e n t  i t s e l f  t o  t h i s  t e s t i n g  
and t h e  t e s t i n g  w a s  conducted which proved f e a s i b i l i t y .  
SYSTEM DESIGN 
This  s e c t i o n  w i l l  d e s c r i b e  t h e  complete measurement system. The next  
s e c t i o n  w i l l  d e s c r i b e  t h e  breadboard system and t h e  f e a s i b i l i t y  t e s t i n g .  
Conceptual Design 
I n  o rde r  t o  desc r ibe  t h e  conceptual  b a s i s  f o r  t h e  machine, cons ider  f i g .  
6 which shows a hypo the t i ca l  six-bladed wheel and a system u t i l i z i n g  f o u r  
sensor  p o r t s .  I f  a t  t i m e  zero ,  a l l  p o r t s  were commanded t o  s t a r t  t ak ing  
d a t a  then  i t  might be  expected t h a t  f o r  p o r t  1, b lade  1 would b e  t h e  
f i r s t  sampled, p o r t  2 would sample b l ade  5 and s o  on. This  approach only  
works i f  t h e  b l ade  spacing and p o r t  spacing could always be  assured  t o  
be nonredundant. Note what could happen i f  b l ade  5 were d e f l e c t e d  ahead 
of i t s  usua l  p o s i t i o n .  It would a l r eady  have passed p o r t  2 and thus  t h e  
f i r s t  b l a d e  sampled would be  b lade  6 ;  however, i t  would b e  i d e n t i f i e d  a s  
b lade  5 and t h e  d a t a  v a l i d i t y  would b e  ruined.  
To overcome t h i s  d i f f i c u l t y ,  i t  was decided t o  i n s u r e  t h a t  a l l  p o r t s  
s t a r t e d  t o  t a k e  d a t a  a t  b lade  1. I f  t h e  r o t a t i o n a l  speed is known, a 
t ime can be  ca l cu la t ed  f o r  t h e  t r a n s i t  of b l ade  1 t o  any given p o s i t i o n  
from some r e fe rence  pos i t i on .  This  t ime is s t o r e d  i n  each p o r t  micro- 
processor .  A t  t h e  start of t h e  experiment,  a l l  p o r t s  do no t  immediately 
s t a r t  t ak ing  da ta .  A l / r e v ,  s i g n a l  is generated by t h e  s h a f t  t r ansduce r ,  
and is s e n t  t o  each microprocessor.  This  s i g n a l  then  s t a r t s  a counter  
clocked a t  t h e  microprocessor c lock  r a t e  o r  some l e s s e r  r a t e  generated 
by passing t h e  c lock  through a d i v i d e r .  The ang le  c lock  pulse  t r a i n  
could a l s o  be  used and a somewhat a r b i t r a r y  choice of t ime was ma8e wi th  
t h e  only advantage being t h a t  d i f f e r e n t  measurement r e s o l u t i o n s  change 
t h e  angle  c lock  r a t e  bu t  no t  t h e  microprocessor c lock  r a t e .  The micro- 
processor  is  enabled and w i l l  accept  t h e  next  b l ade  a r r i v a l  pu l se  a s  t h e  
number 1 blade  a f t e r  t h e  p r e s e t  count i s  reached. For example, i f  t h e  
r o t o r  of f i g .  6 is  r o t a t i n g  a t  1 885 r a d / s  and i t s  p o s i t i o n  is a s  shown 
a t  t h e  i n s t a n t  t h e  l / r e v .  s i g n a l  is rece ived ,  then t y p i c a l  t imes s t o r e d  
a t  each p o r t  could be a s  fol lows:  
(Assuming t h a t  each microprocessor  is  enabled when b lade  number 
1 i s  20' away from t h e  p o r t ) .  
P o r t  Angle of Rota t ion  (O) Time Delay (US) 
1 10 9 3 
2 100 925 
3 190 1 759 
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Fig. 6 .  Hypothetical Six Bladed Rotor 
Also i f  b l ade  l w e r e  very  c l o s e  t o  p o r t  1 a t  t h e  time of t h e  l l r e v  s i g n a l ,  
a  p o s s i b l e  e r r o r  could r e s u l t .  Blade 2 could then  be r e i d e n t i f i e d  a s  
b lade  1 by simply adding 540 psec t o  t h e  de lay  time a t  each p o r t  i n  o r d e r  
t o  remove t h e  p o s s i b l e  e r r o r .  Once t h e  t i m e r  t imes o u t ,  t h e  p o r t  w i l l  
accept  a l l  s i g n a l s  as b l ade  a r r i v a l  pu l se s .  
The method of t ak ing  d a t a  would produce t h e  type  of d a t a  s t o r a g e  a t  each 
p o r t  a s  shown a t  t h e  bottom of f i g .  6. It is des i r ed  t h a t  t h e  d a t a  used 
as a d a t a  sample be time synchronous a t  a l l  po r t s .  When t h e  d a t a  is 
t r a n s f e r r e d  from t h e  microprocessor t o  t h e  CPU, t h e  l ead ing  samples from 
t h e  f i r s t  r evo lu t ion  a r e  neglected.  Likewise, t h e  t r a i l i n g  samples a t  
t h e  l a s t  p o r t  a r e  neglec ted  a t  t h e  end of a  t e s t .  This  method of insur -  
ing proper  b lade  i d e n t i f i c a t i o n  r e s u l t s  i n  two modi f ica t ions  t o  t h e  ex- 
periment o r  t h e  system design.  I n  o rde r  t o  s t o r e  number of d e f l e c t i o n  
samples f o r  a  b l ade  (which a r e  i n  powers of 2  s o  t h a t  t h e  Fas t  Four ie r  
Transform can b e  performed), t h e  s t o r a g e  c a p a b i l i t y  a t  each p o r t  must 
b e  g r e a t e r  than 4  096 by t h e  number of b lades .  Addi t iona l ly ,  65 revolu- 
t i o n s  w i l l  now b e  requi red  in s t ead  of 64 r evo lu t ions  f o r  a  64-blade 
r o t o r .  
Fur ther ,  programming is s imp l i f i ed  when each p o r t  s t a r t s  t o  t ake  da t a  
a t  t h e  same blade.  The s i m p l i f i c a t i o n  is  very  apparent  when sk ipping  
blades.  For example, i f  a r o t o r  had 29 b lades  and i t  was des i r ed  t o  
sk ip  every o t h e r  b lade ,  t h e  b l ades  sampled would be  1, 3 ,  5 . . . 2 7 ,  29. 
Af te r  t h e  29th b l ade ,  t h e  system must b e  programmed not  t o  s k i p  a  b l ade  
and thus t ake  d a t a  from blade  1 again.  Each p o r t  can ope ra t e  from t h e  
same s e t  of commands. 
S r a r t i n g  t o  t ake  d a t a  a t  b lade  1 w i l l  i n s u r e  p o s i t i v e  i d e n t i f i c a t i o n  
of a l l  b l a d e  d a t a  a s  long a s  a l l  t h e  b lade  a r r i v a l  s i g n a l s  a r e  rece ived .  
One problem could occur i f  a b lade  a t  a  given p o r t  d id  n o t  produce a  
r e f l e c t e d  l i g h t  s i g n a l  l a r g e  enough t o  be  rece ived .  A l l  subsequent 
b lade  i d e n t i f i c a t i o n s  a t  t h a t  p o r t  would be ou t  of sequence and t h e  
o v e r a l l  d a t a  from t h e  t e s t  would be  erroneous. Likewise, i f  a  n o i s e  
pu l se  were t o  b e  generated e i t h e r  from a  r e f l e c t i o n  from fo re ign  
m a t e r i a l  pass ing  through t h e  engine o r  simply spur ious  e l e c t r i c a l  n o i s e ,  
a l l  subsequent d a t a  would a l s o  be  o u t  of sequence. I n  us ing  t h e  measure- 
ment system w i t h  t h e  t e s t  r i g  a t  NASA, t h e  presence of t h i s  t ype  of e r r o r  
is much less l i k e l y  than when us ing  t h e  system wi th  a  r e a l  engine. 
Engineers a t  NASA, experienced i n  making t h i s  type  of measurement on a  
real engine  placed a  high p r i o r i t y  on t h e  development of some method 
t o  al low t h e  system t o  c o r r e c t l y  i d e n t i f y  t h e  b l ade  sequence fol lowing 
an e x t r a  o r  missing pulse .  
An approach has  been developed t h a t  w i l l  provide good p r o t e c t i o n  a g a i n s t  
erroneous d a t a  w i t h  a reasonable  i n c r e a s e  i n  system complexity. The 
concept used is a n  expansion of t h e  a r m  de lay  counter  a t  each p o r t  t h a t  
i d e n t i f i e s  t h e  f i r s t  blade.  The concept e s t a b l i s h e s  a t i m e  window ( o r  more 
accu ra t e ly ,  an angular  window) a t  each p o r t .  
One and only  one b lade  pu l se  w i l l  b e  accepted dur ing  t h i s  time. I f  no 
b l a d e  a r r i v a l  pu l se  has  been rece ived  a t  t h e  end of t h e  window t ime,  
an  a r t i f i c i a l  "pulse" is  generated s o  t h a t  a missing "blade" w i l l  n o t  
degrade subsequent da ta .  Time cannot be  used t o  s e t  t h e  window s i n c e  
it w i l l  no t  accommodate a d r i f t  i n  rpm. Counters a v a i l a b l e  have a maxi- 
mum r a t e  of 2 ntHz s o  t h a t  t h e  = 25 mHz ang le  c lock  must b e  d iv ided  by 
up t o  16 s o  as n o t  t o  exceed t h i s  r a t e .  Problems wi th  window d r i f t  occur  
i f  each of t h e  p o r t s  a r e  set t o  a cons tan t  and i n t e g r a l  window count .  To 
overcome these  problems, an  approach u t i l i z i n g  t h r e e  counters  w a s  
developed. 
To understand t h e  ope ra t ion ,  t h e  fol lowing s i g n a l  and counter  names a r e  
adopted: 
BA Blade A r r i v a l  P u l s e  -- could be  v a l i d ,  n o i s e  o r  nonexis ten t .  
WCC Window Closed Counter. BA is  n o t  accepted dur ing  WCC v a l i d  
except i n  one s p e c i a l  case .  
WOC2 Window Open Counter -- S e t  t o  b e  equal  roughly t o  p o s s i b l e  
ang le  b l ade  can be expected. 
WOCl Counter s e t  t o  twice  t h e  count of WOC2. 
ABA Signa l  accepted by system as b l ade  a r r i v a l .  
I f  t h e  ca se  of maximum r e s o l u t i o n  is  examined where t h e  ang le  c lock  must 
be  d iv ided  by 16,  then t h e  fol lowing counter  s e t t i n g s  can be  made, 
( t h e  2 is  a s a f e t y  f a c t o r )  
WOCL = 2 x WOC2 + A 
(A w i l l  a l low window t o  d r i f t  i n  one d i r e c t i o n )  
WCC = + 1 - woc2 16  N 
(CA is ang le  c lock ,  N = W of b lades)  
Note t h a t  t h e  sum of WCC and WOC2 is  almost equal  t o  t h e  number of 
counts  between b l ade  a r r i v a l  pu lses .  The almost p lus  t h e  use  of WOCl 
a r e  keys t o  resynchronizing t h e  system t o  t h e  b l a d e  a r r i v a l  a f t e r  
s e r i o u s  upse t s  such as n o i s e  o r  missing b lades .  
The fol lowing d e f i n i t i o n s  a r e  used. 
BA s t a r t s  o r  r e s t a r t s  WCC and genera tes  ABA i f  and only i f  
1 )  WOCl is v a l i d .  
2) A previous BA has  n o t  occurred dur ing  cu r ren t  WOCl 
v a l i d  cyc le .  
WOC2 is  s t a r t e d  only by WCC counter  a f t e r  i t  counts  o u t .  When 
WOC2 counts  ou t ,  i t  s t a r t s  WCC counter  i f  WCC not  v a l i d  
(e .g . ,  ha s  not  a l r eady  been s t a r t e d  by BA s i g n a l ) .  
WOCl is s t a r t e d  only by WCC a f t e r  i t  counts  ou t .  WOCl must be  
v a l i d  f o r  BA t o  gene ra t e  ABA. When WOCl counts  ou t  i t  gene ra t e s  
ABA i f  BA has  not  generated ABA during cu r ren t  WOCl  cyc l e .  
' WCC is s t a r t e d  o r  r e s t a r t e d  by BA i f  i t  occurs  dur ing  WOCl 
v a l i d  c y c l e  o r  is s t a r t e d  by WOC2 counting ou t  i f  BA has  not  
occurred during c u r r e n t  WOCl cyc le .  
'OC1 a r e  s t a r t e d  by WCC counting ou t .  WOC2 
Fig. 7 shows both cases  where t h e  b l a d e  pu l se  is missing and e x t r a  pu l se s  
(noise)  a r r i v e .  Note t h e  a b i l i t y  of t h e  "window" t o  d r i f t  back i n  both 
d i r e c t i o n s  t o  i ts  proper p l ace  a f t e r  a  s e r i o u s  upse t .  
System Descr ip t ion  
The t u r b o j e t  b l ade  v i b r a t i o n  d a t a  a c q u i s i t i o n  and d i s p l a y  system w i l l  
inc lude  two subsystems: t h e  c o n t r o l  and d i s p l a y  subsystem, and t h e  
d a t a  a c q u i s i t i o n  subsystem. The c o n t r o l  and d i s p l a y  subsystem w i l l  inc lude  
t h e  fol lowing u n i t s .  
A B A  
ABA 
F i g .  7 O p e r a t i o n  of  Wirldow Counters  -- 
Sliowing P u l s e s  Generated and E x t r a  P u l s e s  R e j e c t e d  
1. Hewlett-Packard 21 MX Computer 
2. Hewlett-Packard 7900 Disk Memory 
3. Keyboard CRT Terminal f o r  Control  
4. Angle Clock Generator 
5. Graphics Terminal (may be  t h e  same a s  3) 
6 .  I n t e r f a c e  t o  Hewlett-Packard 2100s Computer 
The d a t a  a c q u i s i t i o n  subsystem w i l l  c o n s i s t  of a  microprocessor con t ro l l ed  
d a t a  a c q u i s i t i o n  module f o r  each of t h r e e  probes a t  each of 32 p o r t s .  
The d a t a  a c q u i s i t i o n  modules w i l l  a l l  b e  connected t o  a c o n t r o l  bus and a  
d a t a  bus through which they w i l l  communicate wi th  t h e  computer i n  t h e  con- 
t r o l  and d i s p l a y  subsystem. The d a t a  a c q u i s i t i o n  modules a l s o  r ece ive  t h e  
e i g h t  l e a s t  s i g n i f i c a n t  b i t s  of t h e  d i g i t a l  s h a f t  angle  a s  output  by t h e  
angle  c lock  genera tor  a s  a  r e s u l t  of count ing angle  c lock  pulses .  
The da t a  a c q u i s i t i o n  modules each r e c e i v e  an  ARM s i g n a l  which o r i g i n a t e s  
wi th  t h e  l / r e v .  s i g n a l  i n  t h e  c o n t r o l  and d i s p l a y  subsystem. This  s i g n a l  
is  used t o  synchronize t h e  start of d a t a  a c q u i s i t i o n  by t h e  d a t a  acquis i -  
t i o n  modules s o  t h a t  t h e  f i r s t  d a t a  p o i n t  s t o r e d  by each module is from 
t h e  f i r s t  b lade .  The d a t a  a c q u i s i t i o n  modules a r e  a l s o  da i sy  chained by 
an 8-bit  pa th  (p lus  necessary c o n t r o l  l i n e s )  f o r  passing d a t a  f o r  s t o r a g e  
when only 112, 114, o r  118 of t h e  p o r t s  a r e  be ing  used i n  o rde r  t o  i nc rease  
t h e  number of  d a t a  p o i n t s  taken a t  each sample po in t .  Each po r t  has  
t h r e e  probes and each probe has  an a s soc i a t ed  d a t a  a c q u i s i t i o n  module 
which can be  designated A, B ,  and C.  The da i sy  chaining connects  A d a t a  
a c q u i s i t i o n  modules a t  ad jacent  p o r t s  t o  each o t h e r  and l i kewise  f o r  t h e  
B and C d a t a  a c q u i s i t i o n  modules. The t h r e e  d a t a  a c q u i s i t i o n  modules a t  
any one p o r t  a r e  not  connected t o  each o t h e r .  
Microprocessor Se l ec t ion .  Severa l  candida te  microprocessors  were 
reviewed. These were t h e  Zi log 280 and S80A. the  I n t e l  8085 and 
- 
t h e  Motorola 6800. I n  o rde r  t o  s e l e c t  t h e  app ropr i a t e  processor ,  
t h e  system was analyzed and t h e  c r i t i c a l  t iming opera t ion  was 
i d e n t i f i e d .  This  turned out  t o  be t h e  opera t ion  of t he  micro- 
processor  when i t  is  t ak ing  d a t a  a t  t h e  maximum r a t e  wi th  t h e  
p o s s i b i l i t y  of e i t h e r  skipping b l ades  o r  passing d a t a  on t o  t h e  
next  module. This  ope ra t ion  w a s  flow char ted  a s  shown i n  f i g .  8 .  
The c r i t i c a l  loop was i d e n t i f i e d  and t h i s  loop was coded us ing  t h e  
manufacturer&' assembly i n s t r u c t i o n s .  Also us ing  manufacturer 
d a t a ,  t h e  t ime f o r  each coded s t e p  w a s  summed t o  ob ta in  t h e  t o t a l  
time f o r  t h e  c r i t i c a l  loop. These times a r e  given below: 
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Mote: Dashed L i n e  O u t 1  ines  C r i t i c a l  Loop 
Fig .  8 Data Acquisition Module T a k e  Data From P r o b t .  Command 
2 3 
Microprocessor Time t o  Execute C r i t i c a l  Loop 
280 47.15 us 
A t  t h e  maximum r o t o r  speed of 1 885 r a d / s  and us ing  64 b l ades  
on t h e  t e s t  r o t o r ,  t h e  t ime between b lade  a r r i v a l  pu l se s  would 
b e  52 US. On t h e  f a c e  of i t  then ,  i t  would seem t h a t  t h r e e  of t h e  
f o u r  processors  would b e  capable  of performing t h e  ope ra t ion  i n  
t h e  requi red  time. I f ,  however, b l a d e  d e f l e c t i o n  is taken i n t o  
account,  even t h e  f a s t e s t  processor  may n o t  b e  f a s t  enough t o  
handle  t h e  case  where two success ive  b l ades  have l a r g e  d e f l e c t i o n s  
i n  oppos i t e  d i r e c t i o n s  so  t h a t  t h e  t ime between t h e i r  a r r i v a l s  
a t  a  given p o r t  could b e  very  small .  
To overcome t h i s  s i t u a t i o n ,  a FIFO ( F i r s t  I n ,  F i r s t  Out) b u f f e r  
was added s o  t h a t  only t h e  average t ime of 52 US need b e  a  con- 
s i d e r a t i o n .  A s  a  r e s u l t  of t h e  c r i t i c a l  loop t iming,  t h e  a d d i t i o n  
of t h e  FIFO and t h e  f a c t  t h a t  a f a l l  back p o s i t i o n  t o  t h e  Z80A 
would be p o s s i b l e  by simply a  ch ip  replacement,  t h e  Z80 was 
chosen as t h e  microprocessor.  
Overa l l  System Block Diagram. Fig.  9 shows t h e  o v e r a l l  system 
block  diagram wi th  emphasis placed on t h e  r e s u l t i n g  bus s t r u c t u r e .  
The d a t a  a c q u i s i t i o n  dodules-  (DAM) a r e  grouped i n t o  t h r e e  groups 
of 32 each and each group l a b e l l e d  a s  A, B o r  C a f t e r  t h e  t h r e e  
probes a t  a  given p o r t .  The c o n t r o l  board is  s p l i t  i n t o  two 
s e c t i o n s  l a b e l l e d  t h e  TTL (Trans is tor -Trans is tor  Logic) c o n t r o l  
board and t h e  ECL (Emit te r  Coupled Logic) c o n t r o l  board. 
The computer t a l k s  only t o  t h e  TTL por t ion  of t h e  c o n t r o l  board and 
t o  o u t s i d e  pe r iphe ra l s  such a s  t h e  graphic  te rmina l .  The maximum 
ang le  clock r a t e  is  c l o s e  t o  25 mHz and t h e r e f o r e  t h e  t ransmiss ion  
of an  8  b i t  d a t a  p lus  v a l i d  pu l se  from a  counter  t o  a l l  96 DAM's was 
considered marginal  i f  TTL c i r c u i t r y  was used. For t h i s  reason,  ECL 
c i r c u i t r y  was s e l e c t e d  f o r  t h e  ang le  c lock  counter  ( l oca t ed  on t h e  ECL 
c o n t r o l  boar$) and t h e  i n t e r f a c e  between t h e  count bus and t h e  ind iv id-  
u a l  D A M q s .  The count bus is s p l i t  i n t o  t h r e e  s e c t i o n s .  Each s e c t i o n  
connects t h e  ECL con t ro l  board t o  one group of 32 DAM's .  The c o n t r o l  
bus and t h e  d a t a  bus connect t h e  TTL c o n t r o l  board t o  each of t h e  96 
DAM's. The c o n t r o l  bus is used t o  send i n s t r u c t i o n s  t o  t h e  DAM's wh i l e  
t h e  d a t a  bus i s  used t o  e x t r a c t  d a t a  from t h e  DAM's .  Likewise, t h e  TTL 
c o n t r o l  board t a l k s  t o  t h e  Hewlett-Packard computer v i a  i t s  da t a  bus and 




F i g .  9 S y s t e m  K l o c k  Diagram 
Data pass  and arm buses in te rconnect  a l l  of t h e  processors  on 
a  given l e v e l  i n  da i sy  cha in  fash ion .  
With t h i s  o v e r a l l  system s t r u c t u r e ,  t h e  hardware can be completely 
descr ibed  by a  d i scuss ion  of t h e  DAM board and t h e  two c o n t r o l  
boards.  The sof tware  can be  descr ibed  by a  d i scuss ion  of t h e  
microprocessor sof tware  and t h e  c o n t r o l  computer sof tware.  
DATA ACQUISITION MODULES (DAM) 
A l l  of t h e  96 d a t a  a c q u i s i t i o n  modules which comprise t h e  d a t a  a c q u i s i t i o n  
subsystem a r e  i d e n t i c a l .  The block diagram f o r  t h e  DAM is shown i n  
f i g .  10. Each DAM inc ludes  a Zilog 280 Processor ,  a  4k x 8-bi t  Dynamic 
RAM, a  256 x 8-b i t  S t a t i c  RAM and a  1024 x 8 b i t  Prom. There a r e  s i x  
8-bi t  p l u s  c o n t r o l  l i n e  input /output  p o r t s  and fou r  programmable counters .  
The r e s t  of t h e  board i s  made up of t h e  b lade  d e t e c t  l o g i c ,  t h e  FIFO and 
ECL count bus i n t e r f a c e .  
The program f o r  t h e  280 opera t ion  is loca t ed  i n  t h e  PROM. The 110 p o r t s  
a r e  assigned a s  fol lows:  
1. Data t o  d a t a  bus -- Is used t o  t ransmi t  d a t a  from t h e  DAM 
t o  t h e  con t ro l  board and then  t o  t h e  computer. 
2. Board l o c a t i o n  t a g  -- Each DAM mating connector is  wired with 
a  7-bit  t a g  s o  t h e  board knows where i t  i s  loca ted  and s o  
t h a t  i t  may respond t o  t h e  proper commands. 
3 .  Data t o  next  module -- Each DAM is  i n s t r u c t e d  t o  s t o r e  a  given 
amount of d a t a  a f t e r  which t h e  d a t a  is  s e n t  t o  t h i s  ou tput  
p o r t  . 
4. Data from previous module -- Data from t h e  previous module 
is received a t  t h i s  input .  
5. Commands from c o n t r o l  board -- This  is  t h e  inpu t  p o r t  f o r  t h e  
r e c e i p t  of c o n t r o l  board commands. Note commands t o  a l l  proces- 
s o r s  a r e  common t o  t h i s  i npu t  p o r t .  The processor  w i l l  only 
a c t  on those  addressed t o  i t .  
6. S t a t u s  Qus -- This  i s  a c t u a l l y  t h e  handshake arrangement f o r  
t h e  c o n t r o l  bus.  
7. Count bus -- The ang le  c lock  count a f t e r  t h e  b lade  d e t e c t  pu l se  






The d iv ided  ang le  c lock  pu l se  t r a i n  is t h e  input  t o  t h e  window c losed  
counter  (WCC), t h e  window open counter  1 (WOC1) and t h e  window open counter  
2 (WOC2). The microprocessor c lock  d iv ided  by 2 (11112) is  t h e  inpu t  t o  
t h e  arm counter .  The output  of a l l  four  coun te r s ,  p lus  t h e  b l ade  d e t e c t  
pu lse  a r e  i npu t  t o  t h e  b lade  d e t e c t  l o g i c .  The ope ra t ion  of t h i s  l o g i c  
was previous ly  descr ibed .  When a v a l i d  b l ade  a r r i v a l  pu lse  is rece ived ,  
t h e  l a t c h  is  programmed t o  l a t c h  t h e  next  v a l i d  count .  A handshake 
arrangement e x i s t s  between t h e  Hold Logic and t h e  FIFO t o  i n s u r e  t h a t  v a l i d  
counts  a r e  accepted by t h e  FIFO. The do t t ed  l i n e  s e p a r a t e s  t h e  ECL 
i n t e r f a c e  from t h e  ba lance  of t h e  DAM which i s  TTL. 
CONTROL CARD 
The b lock  diagram f o r  t h e  c o n t r o l  card is shown i n  f i g .  11. 
The Hewlett-Packard computer i n t e r f a c e s  t o  t h e  measurement system through 
a mic roc i r cu i t  i n t e r f a c e  card .  This  card provides f o r  16-bi t  ou tput  and 
input  on s e p a r a t e  l i n e s .  These two 16-bi t  b u s ~ s  genera te  i n p u t s  t o ,  and 
accept  ou tput  from t h e  c o n t r o l  buses (A,  B ,  and C ) ,  t h e  count buses (A, 
B ,  and C), t h e  d a t a  buses (A,  B y  and C), t h e  s t a t u s  bus,  t h e  syn thes i ze r  
con t ro l ,  t h e  divided ang le  c lock ,  t h e  arm ou t  s i g n a l s  from t h e  f i r s t  board 
i n  A, B y  and C and t h e  one per  r e v  pu l se  t r a i n  from the  t e s t  r i g .  
It is s imp les t  t o  s t a r t  t h e  d i scuss ion  of t h e  c o n t r o l  card wi th  t h e  16-bi t  
bus t h a t  sends d a t a  t o  t h e  computer. This  d a t a  bus i s  connected t o  one of 
four  16-bi t  buses through t h e  one of fou r  mu l t ip l exe r s .  Two of t h e s e  d a t a  
buses a r e  used t o  t r a n s f e r  d a t a  from t h e  Data Acquis i t ion  Modules t o  t h e  
computer and two a r e  used t o  send a n g l e  c lock  information t o  t h e  computer. 
There a r e  t h r e e  8 -b i t  d a t a  buses coming from t h e  t h r e e  groups of Data 
Acquis i t ion  Modules. In  a d d i t i o n  t o  t h e s e  d a t a  buses ,  t h e r e  a r e  s i x  l i n e s  
which t e l l  t h e  s t a t u s  of t h e  Data Acquis i t ion  Modules; independent d a t a  
ready f o r  each bus,  any one module ready,  a l l  modules ready and a l l  t h r e e  
bus '  d a t a  r e a d y O ( l a t t e r  is  a c t u a l l y  formed on t h e  c o n t r o l  board from t h e  
t h r e e  d a t a  ready s i g n a l s ) .  The d a t a  ready l i n e s  a r e  a s soc i a t ed  wi th  re-  
ce iv ing  d a t a  from t h e  DAM. The one ready and a l l  ready a r e  a s soc i a t ed  
with t h e  r e c e i p t  by t h e  DAM of c o n t r o l  bus commands. The one ready and 
a l l  ready a r e  used i n  combination as a d i agnos t i c  t o o l  t o  i n s u r e  a l l  96 
microprocessors  a r e  responding. 
The t h r e e  8-bi t  buses and t h e  6-bit  s t a t u s  bcs  a r e  grouped a s  shown i n  
t h e  b lock  diagram. This  means t h a t  when d a t a  i s  being t r a n s f e r r e d  from 
t h e  B o r  C bus, t h e  mul t ip l exe r  must swi tch  back and f o r t h  t o  observe 
t h e  s t a t u s  bus. 
Fig. 11 Control Board Block Diagram 
The two 16-bi t  words t h a t  a r e  a s soc i a t ed  wi th  t h e  angle  c lock  a r e  s to red  
i n  t h e  two 16-bi t  l a t c h e s .  One is l a t ched  by t h e  a r r i v a l  of t he  l / r e v .  
pu lse  generated by t h e  t e s t  r i g .  This  is t h e  count of t h e  angle  clock 
f o r  one revolu t ion .  It is s e n t  t o  t h e  computer where i t  is  compared t o  
t he  des i r ed  count and t h e  syn thes i ze r  command is updated. The computer 
is informed t h a t  t h i s  word i s  ready by an  i n t e r r u p t  generated on t h e  
device f l a g  l i n e  of t h e  con t ro l  computer mic roc i r cu i t  i n t e r f a c e  card.  
The second 16-bit  word is t h e  ang le  c lock  count when the  f i r s t  b lade  
a r r i v e s  a t  t h e  f i r s t  po r t .  It  is l a t ched  by one of t h e  t h r e e  micro- 
processors  tending t h i s  f i r s t  po r t .  This  information is  used by t h e  
computer t o  i n su re  t h a t  t h e  f i r s t  b l ade  a r r i v a l  a t  por t  1 is  long enough 
a f t e r  t h e  l / r e v .  s o  t h a t  no ambigui t ies  occur i f  t h i s  blade i s  v i b r a t i n g ,  
The func t ion  of t h e  four  16-bit  buses a r e  a s  foll.nws. The bus g iv ing  t h e  
count t o  t h e  f i r s t  b lade  a r r i v a l  a t  p o r t  1 is  used only during t h e  ex- 
periment se tup .  The d a t a  buses (A,  B y  and C) a r e  s e l ec t ed  only f o r  t rans-  
f e r  of d a t a  t o  t h e  computer a f t e r  t h e  experiment. The s t a t u s  bus is 
queried a t  t h i s  t ime a s  we l l  a s  when commands a r e  being s e n t  t o  t h e  
DAM's. No commands a r e  s e n t  during d a t a  a c q u i s i t i o n .  Therefore,  t h e  only 
16-blt  l i n e  t h a t  is a c t i v e  during da t a  a c q u i s i t i o n  is  the  one t h a t  con ta ins  
t he  angle  count per  revolu t ion .  
The 16-bit  bus from t h e  computer t o  t h e  c o n t r o l  board c a r r i e s  t h e  command 
information. The 9 l e a s t  s i g n i f i c a n t  b i t s  (LSB) 0-8 a r e  used t o  provide 
d a t a  t o  t h e  syn thes i ze r ,  t h e  DAM's  and t h e  angle c lock  s e l e c t o r .  The 
syn thes i ze r  i s  t h e  only device t h a t  expects  a  9-bi t  da t a  input  wi th  t h e  
o t h e r s  much l e s s .  The next  t h r e e  b i t s  -- 9,  10 and 11 -- a r e  used t o  
s e l e c t  one of four  l i n e s  a t  the  mux. B i t s  12-15 conta in  t h e  read command 
codes. The codes ( i n  hex) a r e  shown i n  Table 11. 
For example, i f  it is des i r ed  t o  use  Command Code 5 t o  t e l l  t h e  con t ro l  
board t o  d i v i d e  t h e  angle  clock by 16  then t h e  following code would be  
generated : 
0101 0000 0000 0100 (Binary) 
5 0 0 4 (Hex) 
The 5 is  t h e  command code, 0  s e l e c t s  t h e  s t a t u s  and DAM A pos i t ' on  t 
while  t h e  0 4 means t h a t  t h e  angle  c lock  should be  divided by 2 o r  16. 
A r e s e t  i s  s e n t  t o  a l l  DAM's on t h e  experiment Stop Command. The c l e a r  
angle  c lock  command i s  not  s e n t  from t h e  computer, but  is generated by 
Synthesizer Se l ec t ion  l o g i c  au tomat ica l ly  a t  t h e  time the  switch is  
made. The only a c t i v e  command l i n e s  during t h e  experiment a r e  those  
sending t h e  synthes izer  frequency s e l e c t  commands. 
TABLE I1 
COMMAND CODES 
Code Mnemonic Command Data 
0 CBO Control Bus Output 8 b i t s  da ta  des i red  s e n t  
1 ESTOP Experiment Stop No da ta  
2 ES TART Experiment S t a r t  2 b i t s  (which sensor a t  
por t  1 la tches  the  
counter) 
3 LBCL Synthesizer  9 MSB preliminary de- 
pends on a c t u a l  
synthes izer  
Synthesizer  9 LSB 4 LBC2 
5 ACS Angle Clock Divide 3 b i t s  (0-4 i s  power of 




S A 1  
Clear  Angle Clock No da ta  
Simulated A r m  I n  No da ta  
INAC Increment Angle No da ta  
Angle Clock Stop No da ta  AS TOP 




Nu1 1 NOP No da ta  
The mux commands a r e  as  follows : 
0 S ta tus  and A Data 
1 B and C Data 
2 Content of Latch 1 
3 Content of Latch 2 
A few o t h e r  i tems need t o  be  noted f o r  c l a r i f i c a t i o n  of t h e  b lock  d ia -  
gram. The ang le  c lock  d i v i d e  s e l e c t o r  is  used t o  genera te  a  t r a i n  of 
pu l se s  t o  determine s h a f t  ang le  wi th  fou r  d i f f e r e n t  r e s o l u t i o n s .  This  
pu l se  t r a i n  is  counted a t  each DAM and is  used t o  e s t a b l i s h  a  window f o r  
t h e  b lade  a r r i v a l  pu lse .  During t h e  window, only one b lade  a r r i v a l  
pu l se  is accepted and i f  none have occurred by t h e  end of t h e  window, 
an  a r t i f i c i a l  pu l se  count is generated.  
DATA ACOUISITION MODULE SYSTEM SOFTWARE 
The next  s t e p  i n  understanding t h e  ope ra t ions  of t h e  system is t o  examine 
t h e  commands t h a t  a r e  accepted by t h e  Data Acquis i t ion  Module. These 
commands along wi th  t h e  previous concept and DAM hardware d i scuss ion  w i l l  
c l a r i f y  t h e  DAM and system opera t ion .  Table111 is t h e  l i s t  of commands 
accepted by t h e  DAM. The command code is  given i n  hex code. The command 
name and t h e  DATA BYTE (S) expected by t h e  system a r e  included.  When t h e  
microprocessor is r e s e t  by a  s i g n a l  from t h e  c o n t r o l  computer o r  when it 
completes execut ion of a  command, i t  w i l l  monitor t h e  system c o n t r o l  bus 
f o r  commands and i n t e r p r e t  each one. Commands addressed e i t h e r  t o  i t s  
po r t  o r  t o  a l l  d a t a  a c q u i s i t i o n  modules w i l l  be  executed. The fol lowing 
is a d e s c r i p t i o n  of each command. 
S e t  Regular Skip Count (01) .  The Se t  Regular Skip Count command 
causes each d a t a  a c q u i s i t i o n  module t o  read and s t o r e  t h e  Regular 
Skip Count from t h e  c o n t r o l  bus.  This  is  t h e  number of b lades  
t o  b e  ignored a f t e r  each b lade  f o r  which d a t a  is  taken,  except 
a f t e r  t h e  l a s t  b lade  i n  a  r evo lu t ion .  
S e t  Spec ia l  Skip Count (02) .  The Se t  Spec ia l  Skip Count command 
causes each d a t a  a c q u i s i t i o n  module t o  read and s t o r e  t h e  S p e c i a l  
Skip Count from t h e  c o n t r o l  bus.  This  is  t h e  number of b lades  t o  
be  ignored a f t e r  t h e  last  b lade  i n  each r evo lu t ion  f o r  which 
d a t a  i s  taken. 
S e t  Group Count (03) .  The Se t  Group Count command causes each 
each d a t a  a c q u i s i t i o n  module t o  read and s t o r e  t h e  Group Count 
from t h e  c o n t r o l  bus.  This  i s  t h e  number of b lades  for -which  
d a t a  w i l l  be  taken on each r evo lu t ion .  
S e t  ARM Delay (04) .  The Se t  ARM Delay command causes each addressed 
d a t a  a c q u i s i t i o n  module t o  read  and s t o r e  t h e  ARM de lay  time from 
t h e  system c o n t r o l  bus. This va lue  i s  used t o  i n i t i a l i z e  t h e  
de lay  c i r c u i t  i n  t h e  s p e c i a l  i n t e r f a c e  c i r c u i t r y  each t ime d a t a  
a c q u i s i t i o n  is about t o  begin. The subsequent d a t a  words s e t  
t h e  window closed counter  and t h e  two window open counters .  
TABLE I11 
LIST OF COMMANDS ACCEPTED BY DATA ACQUISITION MODULE 
COMMAND 
CODE (HEX) C OMMAND DATA BYTE(S) 
01 Se t  Regular Skip Count Skip Count 
02 S e t  Special  Skip Count Skip Count 
03 Set  Group Count G~oup Count 
0 4 S e t  ARM Delay Module Address, Delay Time 
MSB, Delay Time LSB, Window 
Closed MSB, Window Closed 
LSB, Window Open 1 MSB, 
Window Open 1 LSB, Window 
Open 2 MSB, Window Open 
2 LSB 
-Number Revs MSB,-Number 
Revs LSB 
Se t  Local Store  Count 
Take Data from Probe Por t  Address 
Por t  Address Take Data from Previous 
Modu 1 e 
Calculate Expected Values None 
Accept Expected Values 
from Previous Module 
Por t  Address 
Send Expected Values t o  
Next Module 
Por t  Address 
S e t  Expected Value Table Module Address, Number 
Bytes, Data Bytes 
Calcula te  Deflect ions None 
Grovide F i r s t  Expected 
Value 
( F i r s t  Port  Responds) 
Provide Next Expected 
Value 




Port  Address 
Provide F i r s t  Max Value 
f o r  Blade 
Blade Number ( F i r s t  Por t  
Responds) 
Provide Next Max Value 
f o r  Blade 
(Each Por t  Responds i n  
Turn) 
TABLE 111 (cont . )  
COMMAND 
CODE (HEX) COMMAND DATA BYTE(S) 
Enable Por t s  t o  Transmit Number of Po r t s ,  Po r t  
Values Addresses 
Provide F i r s t  Value f o r  Blade Number ( F i r s t  
Blade Enables Po r t  Responds ) 
1 4  Provide Value f o r  Blade (Each Enabled Por t  
Responds i n  Turn) 
Provide Contents of 
Memory 
Por t  Address, Memory 
Address MSB, Memory 
Address LSB 
Provide Contents of  Next None 
Memory Location 
17 S t o r e  i n t o  Memory 
Jump t o  Command 
Module Address, Memory 
Address MSB, Memory 
Address LSB, Data Words 
(Terminated wi th  Reset)  
Module Address , Memory 
Address MSB, Memory 
Address LSB 
Output t o  Control Board 8 Most S i g n i f i c a n t  B i t s ,  
8 Least  S i g n i f i c a n t  B i t s  
40 Inc lude  F i l e  
&B. Most S i g n i f i c a n t  Byte 
LSB Least  S i g n i f i c a n t  Byte 
F i l e  Name i n  ASCII (Must 
be Las t  on a Line) 
The commands below t h e  do t t ed  l i n e  a r e  commands t o  t h e  development system 
and a r e  included i n  t h i s  t a b l e  f o r  convenience s i n c e  they were used along 
with DAM commands i n  the f e a s i b i l i t y  t e s t i n g .  
S e t  Local S t o r e  Count (05). The S e t  Local S t o r e  Count command 
causes each d a t a  a c q u i s i t i o n  module t o  read and s t o r e  t h e  
Local  S t o r e  Count from t h e  c o n t r o l  bus. This  is t h e  number of 
r evo lu t ions  f o r  which d a t a  i s  t o  be  s t o r e d  i n  each d a t a  acqu i s i -  
t i o n  module. 
Take Data from Probe (06). The Take Blade Data from Probe 
command is addressed t o  t h e  t h r e e  d a t a  a c q u i s i t i o n  modules a t  a 
a s p e c i f i c  p o r t .  The d a t a  a c q u i s i t i o n  modules w i l l  i n i t i a l i z e  
t h e i r  s p e c i a l  i n t e r f a c e  c i r c u i t r y  and t h e i r  i n t e r n a l  s t o r a g e  
and then s t a r t  a program loop t o  t ake  and s t o r e  d a t a  i n  t h e  4K b y t e  
d a t a  memory. Af te r  a d a t a  word is accepted from t h e  s p e c i a l  
i n t e r f a c e  c i r c u i t r y  and s t o r e ,  t h e  program w i l l  ignore  t h e  next  
N d a t a  words where N is  t h e  number of b lades  t o  b e  skipped. When 
t h e  d a t a  memory i s  f u l l ,  t h e  program w i l l  ou tput  t h e  d a t a  t o  t h e  
nex t  d a t a  a c q u i s i t i o n  module in s t ead  of t r y i n g  t o  s t o r e  i t  i n  t h e  
d a t a  memory. The program loop w i l l  run u n t i l  t h e  microprocessor 
program is r e s t a r t e d  by a r e s t  s i g n a l .  
Take Blade Data from Previous Module (07).  The Take Blade Data 
from Previous Module command is addressed t o  t he  t h r e e  d a t a  ac- 
q u i s i t i o n  modules a t  a s p e c i f i c  p o r t .  The d a t a  a c q u i s i t i o n  
modules w i l l  i n i t i a l i z e  t h e i r  s p e c i a l  i n t e r f a c e  c i r c u i t r y  and t h e i r  
i n t e r n a l  s t o r a g e  and then start a program loop t o  t ake  d a t a  from 
t h e  previous d a t a  a c q u i s i t i o n  module and s t o r e  i t  i n  t h e  4K b y t e  
d a t a  memory. When t h e  d a t a  memory is f u l l ,  t h e  program w i l l  ou tput  
t h e  d a t a  t o  t h e  next  d a t a  a c q u i s i t i o n  module in s t ead  of t r y i n g  t o  
s t o r e  it i n  t h e  d a t a  memory. The program loop w i l l  run u n t i l  t h e  
microprocessor program is  r e s t a r t e d  by a r e s t  s i g n a l .  
Ca lcu la t e  Expected Values (08) .  The Ca lcu la t e  Expected Values 
command w i l l  cause each d a t a  a c q u i s i t i o n  module t o  average samples 
from each blade.  The r e s u l t s  w i l l  b e  s to red  i n  an Expected Value 
Table i n  t h e  RAM scratchpad memory. 
Accept Expected Values from Previous Module (09) .  The Accept 
Expected Values from Previous Module command is addressed t o  
t h e  t h r e e  d a t a  a c q u i s i t i o n  modules a t  a s p e c i f i c  p o r t .  Each of 
t h e  t h r e e  modules w i l l  accept  d a t a  from its previous module 
which i s  passed along t h e  daisy-chain bus and s t o r e  i t  i n  i t s  
Expected Value Table. This  command a l lows  expected va lues  t o  be 
passed t o  an i n a c t i v e  module. I n  t h i s  manner, each module w i l l  
u se  t h e  proper expected va lues  when d a t a  is passed t o  an i n a c t i v e  
p o r t  from an  a c t i v a t e d  po r t .  
Send Expected Values t o  Next Module (OA). The Send Expected 
Values t o  Next Module command is  addressed t o  t h e  t h r e e  d a t a  
a c q u i s i t i o n  modules a t  a s p e c i f i c  p o r t .  Each of t h e  t h r e e  modules 
w i l l  send t h e  con ten t s  of i t s  expected va lue  t a b l e  along t h e  d a i s y  
cha in  t o  t h e  next  module one'word a t  a time. 
S e t  Expected Value Table (OB). The Se t  Expected Value Table 
command causes t h e  addressed d a t a  a c q u i s i t i o n  module t o  read 
t h e  va lues  f o r  i t s  Expected Value Table from t h e  c o n t r o l  bus. 
This  i s  used t o  renew t h e  expected va lue  t a b l e  from t h e  c o n t r o l  
computer. 
Ca lcu la t e  Def l ec t ions  (OC). The Ca lcu la t e  Def lec t ions  command 
w i l l  cause each d a t a  a c q u i s i t i o n  module t o  t ransform t h e  raw 
d a t a  i n  i t s  4K d a t a  memory i n t o  d e f l e c t i o n  d a t a  by s u b t r a c t i n g  
t h e  expected va lue  f o r  each d a t a  poin t  from t h e  a c t u a l  va lue .  
A s  t h e  d e f l e c t i o n  va lues  a r e  ca l cu la t ed  t h e  h ighes t  d e f l e c t i o n  va lue  
( abso lu t e  va lue)  f o r  each b lade  is  found and saved. When t h e  
ope ra t ion  is complete t h e  l a r g e s t  of t h e s e  va lues  is found and 
saved. 
Provide F i r s t  Expected Value (OD). The Provide F i r s t  Expected 
Value command causes t h e  d a t a  a c q u i s i t i o n  module a t  p o r t  1 t o  
output  t h e  f i r s t  va lue  i n  t h e i r  Expected Value Table onto t h e i r  
r e s p e c t i v e  Data Buses. 
Provide Next Expected Value (OE). The Provide Next Expected Value 
command causes t h e  d a t a  a c q u i s i t i o n  modules a t  a p o r t  t o  output  t h e  
nex t  va lue  from t h e i r  expected va lue  t a b l e s  onto t h e i r  r e s p e c t i v e  
d a t a  buses.  
I 
A l l  t h e  d a t a  a c q u i s i t i o n  modules r e s e t  some i n t e r n a l  counters  when 
t h e  Provide F i r s t  Expected Value command is received and increment 
them a s  Provide Next Expected Value commands a r e  received.  I n  t h i s  
way each module keeps t r a c k  of whose t u r n  i t  is t o  respond. 
Provide Maximum Def l ec t ion  (OF). The Provide Maximum Def l ec t ion  
command causes t h e  d a t a  a c q u i s i t i o n  modules a t  t h e  addressed p o r t  
t o  output  t h e  maximum d e f l e c t i o n  va lue  i n  t h e i r  d a t a  memories t o  
t h e i r  r e s p e c t i v e  d a t a  buses.  
Provide F i r s t  Maximum Value f o r  Blade (10) .  The Provide F i r s t  
Maximum Value f o r  Blade command causes each d a t a  a c q u i s i t i o n  
module t o  s t o r e  t h e  b l ade  number and causes t h e  p o r t  1 d a t a  
a c q u i s i t i o n  modules t o  output  t h e  maximum d e f l e c t i o n  va lue  f o r  t h e  
ind ica t ed  b lade .  This  s t a r t s  t h e  process  t h a t  a l lows a quick 
look  a t  d a t a  fol lowing a n  experiment. 
Provide Next Maximum Value f o r  Blade (11) .  The Provide Next 
Maximum Value f o r  Blade command causes t h e  d a t a  a c q u i s i t i o n  modules 
a t  t h e  next  p o r t  i n  t u r n  t o  output  t h e  maximum d e f l e c t i o n  va lue  f o r  
t h e  b lade  s e t  i n  t h e  previous Provide F i r s t  Maximum Value f o r  Blade 
command. 
Enable P o r t s  t o  Transmit Values (12) .  The Enable P o r t s  t o  Transmit 
Values command causes each d a t a  a c q u i s i t i o n  module t o  save  t h e  p o r t  
numbers of t h e  enabled p o r t s  f o r  u se  w i t h  t h e  next  two commands. 
Provide F i r s t  Value f o r  Blade (13).  The Provide F i r s t  Value f o r  
Blade command causes t h e  d a t a  a c q u i s i t i o n  modules a t  t h e  lowest  
numbered p o r t  which is enabled t o  output  t h e  f i r s t  d e f l e c t i o n  va lue  
f o r  t h e  ind ica t ed  blade.  A l l  t h e  d a t a  a c q u i s i t i o n  modules save  t h e  
b l ade  number and i n i t i a l i z e  a  po in t e r  t o  t h e  f i r s t  va lue  f o r  t h e  
b lade  i n  t h e i r  memories. 
Provide Next Value f o r  Blade (14) .  The Provide Next Value f o r  
Blade command causes t h e  d a t a  a c q u i s i t i o n  modules a t  t h e  next  
enabled p o r t  i n  t u r n  t o  output  t h e i r  next  d e f l e c t i o n  va lues  f o r  t h e  
b l ade  ind ica t ed  i n  t h e  l a s t  Provide F i r s t  Value f o r  Blade command. 
Provide Contents of Memory Locat ion (15) .  The Provide Contents of 
Memory Loc'ation command causes  a l l  t h e  d a t a  a c q u i s i t i o n  modules t o  
s t o r e  t h e  p o r t  address .  The d a t a  a c q u i s i t i o n  modules a t  t h e  
ind ica t ed  po r t  save  t h e  add res s ,  read  and output  t h e  con ten t s  of t h a t  
address  t o  t he  d a t a  bus, and increment t h e  address .  
Provide Contents of Next Memory Locat ion (16) .  The Provide Contents 
of Next Memory Locat ion command causes t h e  d a t a  a c q u i s i t i o n  modules 
a t  t h e  p o r t  addressed by t h e  l a s t  Provide Contents of Memory Loca- 
t i o n  command t o  read and output  t h e  con ten t s  of t h e  s t o r e d  memory 
address  and then increment t h e  address .  
S t o r e  I n t o  Memory (17).  The S t o r e  I n t o  Memory command causes t h e  
addressed d a t a  a c q u i s i t i o n  module t o  s t o r e  success ive  by te s  of d a t a  
from t h e  c o n t r o l  bus i n t o  i ts  memory s t a r t i n g  a t  t h e  ind ica t ed  
address  u n t i l  t h e  microprocessors  are r e s e t .  I f  t h e  module add res s  
i s  s e t  t o  255 ( a l l  b inary  ones) ,  a l l  t h e  d a t a  a c q u i s i t i o n  modules 
perform t h e  s t o r a g e  ope ra t ion  i n  p a r a l l e l .  
Jump To (18) .  The Jump To command causes t h e  program i n  t h e  module 
addressed t o  jump t o  a new memory address .  The fol lowing two com- 
mands a r e  no t  accepted by t h e  DAM'S, they  a r e  u t i l i z e d  by t h e  c e n t r a l  
processor  t o  f a c i l i t a t e  conducting experiments and a r e  l i s t e d  h e r e  
f o r  convenience only. 
Output t o  Control  Board (19) .  The Output t o  Control  Board causes 
t h e  development system t o  output  a s t r i n g  of b i t s  t o  t h e  c o n t r o l  
board. This  command could be  used t o  implement any of t h e  above 
commands o r  those  commands of Table 11. 
Inc lude  a F i l e  (40).  The Inc lude  a F i l e  command al lows t h e  develop- 
ment system t o  s t o r e  a s e r i e s  of t h e  above commands and on command 
output  t h e s e  commands one a t  a time. This is simply a convenient 
way t o  output  a s e r i e s  of commands r a t h e r  than typing each command 
i n  one a t  a time. 
The use  of t h e  commands i n  conjunct ion wi th  t h e  breadboard system f o r  fea-  
s i b i l i t y  t e s t i n g  is discussed i n  a l a t e r  s e c t i o n .  
CONTROL COMPUTER 
The ope ra to r  w i l l  e n t e r  commands a t  t h e  keyboard CRT te rmina l  t o  c o n t r o l  
opera t ion  of the'system. The ope ra to r  w i l l  have t h e  fol lowing s e t  of com- 
mands t o  c o n t r o l  d a t a  a c q u i s i t i o n .  
Specify Number of Blades 
Spec i fy  Number of Sample P o r t s  
Specify Number of Blades t o  Skip 
Specify Number of Data P o i n t s  Desired per  Probe 
Specify Def lec t ion  Resolu t ion  
S t a r t  Normalization Run 
G e t  Expected Values from a F i l e  
S t a r t  Presample Mode 
S t a r t  Data Co l l ec t ion  Run 
10. S t o r e  Data i n  a  Disk F i l e  
11. Display Data from a Disk F i l e  
12. Move Data t o  Fixed Format Disk 
13. Send Data t o  2100s 
Specify Number of Blades.  The Spec i fy  Number of Blades command 
w i l l  be  used by t h e  ope ra to r  t o  e n t e r  t h e  number of b l ades  on t h e  
r o t o r  under t e s t .  This  command w i l l  be  needed only when t h e  
system is  powered up o r  t h e  r o t o r  is  changed. The program w i l l  
save t h e  number of b lades  and output  i t  t o  t h e  d a t a  a c q u i s i t i o n  
modules. 
Specify Number of Sample P o r t s .  A t o t a l  of 32 sample p o r t s  w i l l  
b e  included i n  t h e  system; however, t h e  opera tor  w i l l  be  a b l e  t o  
u s e  t h e  Specify Number of Sample P o r t s  command t o  s p e c i f y  a  sub- 
m u l t i p l e  of t h e  32 p o r t s  f o r  use  i n  o rde r  t o  extend t h e  e f f e c t i v e  
d a t a  a c q u i s i t i o n  memory a v a i l a b l e  t o  t he  a c t i v e  p o r t s  a t  t h e  c o s t  
of a  reduct ion  i n  t h e  e f f e c t i v e  sampling r a t e  of b lade  d e f l e c t i o n s .  
Spec i fy  Number of Blades t o  Skip. The Spec i fy  Number of Blades t o  
Skip command w i l l  b e .u sed  t o  spec i fy  t h e  number of b lade  pass ings  t o  
be  ignored a t  each p o r t  f o r  each b l ade  whose angle  of d e f l e c t i o n  is 
recorded. The d e f a u l t  va lue  f o r  t h i s  number w i l l  be  ze ro  s o  t h a t  
d a t a  f o r  a l l  b lades  w i l l  b e  recorded. By spec i fy ing  a  h igher  
number t h e  ope ra to r  can g e t  more d a t a  p o i n t s  f o r  each of t h e  b lades  
no t  skipped. Fewer b l ades  may be skipped a f t e r  t h e  l a s t  b lade  f o r  
which da t a  is taken s o  t h a t  d a t a  w i l l  be  taken from t h e  same b lades  
i n  each r evo lu t ion .  The program w i l l  save  t h e  s p e c i f i e d  number and 
output  i t  t o  t h e  d a t a  a c q u i s i t i o n  modules. 
Specify Number of Data P o i n t s  Desired per  Probe. The Spec i fy  
Number of Data Po in t s  Desired per  Blade command w i l l  b e  used by 
t h e  ope ra to r  t o  spec i fy  t h e  number of d a t a  p o i n t s  t o  b e  s t o r e d  and 
d isp layed  f o r  each probe f o r  each blade.  The maximum number 
which can be s p e c i f i e d  is 
131 072 
NBLADES X NPORTS 
where NBLADES is t h e  number of b lades  from which d a t a  is  being 
taken and NPORTS i s  t h e  number of p o r t s  i n  use.  (131 072 = 64 x 64 
x 32 s o  t h a t  i f  d a t a  is  taken  from a l l  64 b lades  and a l l  32 p o r t s  
a r e  a c t i v e ,  then  64 d a t a  p o i n t s  per  b l ade  per  p o r t  a r e  saved.) 
Specify Def l ec t ion  Resolut ion.  The Spec i fy  Def lec t ion  Resolut ion 
command w i l l  be  used by t h e  ope ra to r  t o  s p e c i f y  t h e  s i z e  of t he  
s m a l l e s t  d e f l e c t i o n  which w i l l  b e  d e t e c t a b l e  by t h e  system. The 
maximum ampli tude of t h e  d e f l e c t i o n  can be  no g r e a t e r  than  127 
t i m e s  t h e  sma l l e s t  d e f l e c t i o n  s i n c e  t h e  system uses  8 b i t s  t o  
measure d e f l e c t i o n s  and one of them is a  s i g n  b i t .  
The program w i l l  u se  t h e  number en tered  t o  c a l c u l a t e  t h e  number of 
pu l se s  t o  be  generated by t h e  a n g l e  c lock  genera tor  dur ing  each 
s h a f t  r evo lu t ion .  
S t a r t  Normalization Run (See F igure  12 f o r  Flow Char t ) .  The S t a r t  
Normalization command f i r s t  a l lows  t h e  ope ra to r  t o  e n t e r  t h e  f i l e  
name where t h e  expected va lues  w i l l  b e  s to red  and then causes t h e  
program t o  perform t h e  fol lowing opera t ion ,  
a .  Ca lcu la t e  t h e  ARM de l ays  and output  them t o  t h e  da t a  
a c q u i s i t i o n  modules, 
b. Command t h e  d a t a  a c q u i s i t i o n  modules t o  t ake  b l ade  
da t a .  
c .  I n i t i a l i z e  and s t a r t  t h e  angle  c lock  genera tor .  
d. Wait u n t i l  t h e  d a t a  a c q u i s i t i o n  modules have co l l ec t ed  
4 096 by te s  of da t a .  
e .  Reset t h e  da t a  a c q u i s i t i o n  modules. 
f .  Command t h e  d a t a  a c q u i s i t i o n  modules t o  c a l c u l a t e  
expected va lues .  
g. Move t h e  expected va lues  from t h e  d a t a  a c q u i s i t i o n  
modules t o  a  work a r e a  on d i sk .  
h. I f  d a t a  i s  t o  be  taken from only a  f r a c t i o n  of t h e  p o r t s ,  
u se  t h e  Accept Expected Values from Previous Module 
and Send Expected Values t o  Next Module commands t o  move 
t h e  expected va lues  t o  t h e  d a t a  a c q u i s i t i o n  modules 
which w i l l  only be used f o r  d a t a  s to rage .  
This  command must be  used whenever t h e  r o t o r  under t e s t  i s  changed 
o r  t h e  mechanical alignment of t h e  t e s t  r i g  has  been d i s tu rbed .  
I n a d d i t i o n ,  t h i s  command o r  t h e  Get Expected Values from a  F i l e  
command must be used a f t e r  t h e  Specify Def l ec t ion  Resolut ion com- 
mand has  been used i n  order  f o r  t h e  system t o  c -a lcu la te  val'id de- 
f l e c t i o n  d a t a  i n  response t o  subsequent commands. 
The command must be  issued whi le  t h e  b lades  a r e  no t  v i b r a t i n g .  
HP COMPIVTER START NOcWAb/ZAP/ON RUN COMMAND 
I B.iade Data  F r o m  I 
Output Nusnb~f Of Blades On 
Acquistion Modules To Move 
The Expected Values From 
The Ports Taking Data To 
F i g .  1 2  HP Computer S t a r t  N o r m a l i z a t i o n  Run Command 
Get Expected Values from a F i l e .  The Get Expected Values from 
a  F i l e  command a l lows  t h e  ope ra to r  t o  spec i fy  t h e  name of a  
f i l e  where expected va lues  f o r  a  given r o t o r  and d e f l e c t i o n  reso lu-  
t i o n  a r e  s t o r e d .  The va lues  a r e  moved t o  a  work a r e a  on d i s k  and 
t o  t h e  d a t a  a c q u i s i t i o n  modules which a r e  t o  t ake  d a t a .  I f  d a t a  i s  
t o  b e  taken from only a f r a c t i o n  of t h e  p o r t s ,  t h e  d a t a  acqu i s i -  
t i o n  modules w i l l  be  commanded t o  move t h e  expected va lues  t o  t h e  
modules which w i l l  only be  used f o r  d a t a  s to rage .  
S t a r t  Presample Mode. The S t a r t  Presample Mode command w i l l  cause 
t h e  program t o  perform t h e  fol lowing ope ra t ions  i n  a  continuous 
loop. 
a .  Command t h e  d a t a  a c q u i s i t i o n  modules t o  t ake  b l ade  
da t a .  
b. I n i t i a l i z e  and s t a r t  t h e  ang le  c lock  genera tor .  
c. Wait u n t i l  4K works of d a t a  have been co l l ec t ed  a t  
each a c t i v e  po r t .  
d .  Reset t h e  da t a  a c q u i s i t i o n  modules. 
e .  Command t h e  d a t a  a c q u i s i t i o n  modules t o  c a l c u l a t e  
d e f l e c t i o n s .  
f .  G e t  t h e  maximum d e f l e c t i o n  and t h e  maximum d e f l e c t i o n  
f o r  each b l ade  from t h e  a c t i v e  d a t a  a c q u i s i t i o n  modules. 
g. Display t h e  maximum d e f l e c t i o n  and t h e  maximum dc f l ec -  
t i o n  f o r  each b lade  on t h e  keyboard CRT te rmina l .  
h. Get a l l  t h e  d a t a  from t h e  f i r s t  po r t  and d i sp l ay  i t  
on t h e  graphic d i s p l a y  u n i t .  
S t a r t  Data Co l l ec t ion  Run (See F igure  1 3  f o r  Flow Chart . )  The S t a r t  
Data Co l l ec t ion  Run command w i l l  cause t h e  program t o  perform t h e  
fol lowing opera t ions .  
a .  Command t h e  d a t a  a c q u i s i t i o n  modules t o  t ake  blade 
da t a .  
b. I n i t i a l i z e  and s t a r t  t h e  ang le  c lock  genera tor .  
c .  Wait u n t i l  t h e  maximum amount of d a t a  which can be  
s t o r e d  has  been c o l l e c t e d .  
d. Reset t h e  d a t a  a c q u i s i t i o n  modules. 
e. Command t h e  d a t a  a c q u i s i t i o n  modules t o  c a l c u l a t e  
d e f l e c t i o n s .  
f .  Get t h e  maximum d e f l e c t i o n  and t h e  maximum d e f l e c t i o n  
f o r  each blade from each da t a  a c q u i s i t i o n  module. 
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g. Display t h e  maximum d e f l e c t i o n  and t h e  maximum d e f l e c t i o n  
f o r  each b l ade  on t h e  keyboard CRT te rmina l .  
h .  Get a l l  t h e  d a t a  from t h e  f i r s t  p o r t  and d i sp l ay  i t  on t h e  
osc i l l o scope  d i sp l ay  u n i t .  
S t o r e  Data i n  a  Disk F i l e  (See F igu re  14 f o r  Flow Chart) .  The S t o r e  
Data i n  a  Disk F i l e  command w i l l  cause t h e  program t o  perform t h e  
fol lowing ope ra t ions .  
a. Get t h e  f i l e  name from t h e  opera tor  and open t h e  f i l e .  
b. Get i d e n t i f y i n g  comments from t h e  ope ra to r  and s t o r e  them 
i n  t h e  f i l e  a long wi th  t h e  cons t an t s  en tered  with the  
f i r s t  f i v e  commands and t h e  r o t o r  speed during d a t a  col- 
l e c t  ion. 
c .  Get t h e  b l ade  d a t a ,  i n  sequence by b l ade ,  from t h e  d a t a  
a c q u i s i t i o n  modules and s t o r e  i t  i n  t h e  f i l e .  
The d a t a  w i l l  be  s t o r e d  i n  an  HP Type 1 F i l e  Manager f i l e .  The f i r s t  
128 word block w i l l  con ta in  t h e  i d e n t i f y i n g  information about t h e  
f i l e .  The next  b lock  and a s  many subsequent blocks a s  a r e  necessary 
w i l l  con ta in  t h e  d a t a  f o r  t h e  f i r s t  b lade .  The fol lowing s e t  of blocks 
w i l l  con ta in  t h e  d a t a  f o r  t h e  nex t  b l ades ,  e t c .  Each d a t a  block conta ins  
85 s e t s  of b l ade  d a t a  with each s e t  cons i s t i ng  of 3 by te s  ( A  probe 
displacement,  B probe displacement) .  The 255 d a t a  by te s  a r e  followed 
by a  zero byte .  The d a t a  f o r  each b lade  begins i n  a  new s e c t o r .  Unused 
da t a  bytes  i n  t h e  l a s t  s e c t o r  f o r  a  b l ade  a r e  s e t  t o  zero. 
The i d e n t i f i c a t i o n  block f o r  t h e  f i l e  w i l l  i nc lude  t h e  fol lowing 
information.  
a .  Date and time of t h e  experiment. 
b e  Number of b lades  on t h e  r o t o r .  
c. Number of b lades  from which da t a  was taken. 
d. Number of p o r t s  a t  which d a t a  was taken.  
e .  Number of d a t a  po in t s  saved f o r  each b lade .  
f .  Ro ta t iona l  speed of r o t o r .  
g. Number of ang le  c lock  counts  expected per  r evo lu t ion .  
h .  Maximum e r r o r  i n  t h e  a n g l e  c lock  count a t  t h e  end of a  
r evo lu t ion .  
i. Maximum o v e r a l l  d e f l e c t i o n  and maximum d e f l e c t i o n  f o r  each 
b lade .  
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Display Data from a Disk F i l e  (F igu re  1 5  f o r  Flow Char t ) .  The Display 
Data from a Disk F i l e  command w i l l  be used t o  invoke t h e  post-sample 
d i s p l a y .  The o p e r a t o r  w i l l  f i r s t  b e  prompted t o  e n t e r  t h e  name of t h e  
f i l e  wi th  t h e  b l ade  d e f l e c t i o n  d a t a .  This  d a t a  w i l l  be s o r t e d  i n t o  
t ime o r d e r  (from b l a d e  o rde r )  and s t o r e d  back on t h e  d i s k  i n  a  s p e c i a l  
a r e a  r e se rved  f o r  t h i s  purpose. The ope ra to r  w i l l  t hen  b e  prompted t o  
e n t e r  t h e  b l a d e  numbers of t h e  b locks  ( f i g .  16) t h a t  he  wants t o  b e  
d i sp layed .  
The computer w i l l  t hen  s t a r t  read ing  t h e  d a t a  from t h e  s p e c i a l  d i s k  
a r e a  and w i l l  t r a n s m i t  i t  t o  t h e  d i s p l a y  gene ra to r .  While t h e  d i s p l a y  
is  be ing  generated t h e  ope ra to r  w i l l  be  a b l e  t o  e n t e r  commands t o  change 
t h e  b l ades  be ing  d isp layed ,  t e rmina t e  t h e  d i s p l a y ,  o r  restart t h e  d i s -  
play.  When t h e  end of d a t a  is reached t h e  d i s p l a y  w i l l  b e  au toma t i ca l l y  
r e s t a r t e d  a f t e r  a  pause of approximately one second. 
Move Data t o  Fixed Format Disk (Format Shown i n  F igure  16) .  The Move 
Data t o  Fixed Format Disk command w i l l  f i r s t  prompt t h e  ope ra to r  t o  
e n t e r  t h e  f i l e  name of a  b l a d e  d a t a  f i l e  and t o  s p e c i f y  which of 6  
f i x e d  a r e a s  on t h e  removable p l a t t e r  of t h e  7990 he  wishes t h e  d a t a  
t r a n s f e r r e d  t o .  The program w i l l  then  move t h e  block-by-block t o  t h e  
i n d i c a t e d  a r e a .  
There a r e  203 t r a c k s  on t h e  removable c a r t r i d g e  of a  7990 d i s k  system, 
numbered from t r a c k  0 t o  t r a c k  202. Each t r a c k  has  48 s e c t o r s  (blocks)  
numbered from 0 t o  47. The 6 f i x e d  a r e a s  w i l l  be  ass igned  t o  t h e  
fo l lowing  l o c a t i o n s  on t h e  removable d i s k  c a r t r i d g e .  
Area 1 Track 2 ,  Sec to r  0  Through Track 35, Sec tor  16 
Area 2 Track 35, Sec to r  17 Through Track 68, Sec tor  23 
Area 3 Track 68, Sec tor  34 Through Track 102, Sec tor  2  
Area 4 Track 102, Sec to r  3  Through Track 135, Sec tor  19 
Area 5 Track 135, Sec to r  20 Through Track 168, Sec tor  36 
Area 6' Track 168, Sec to r  37 Through Track 202, Sec to r  5 
This  command w i l l  a l low d a t a  t o  b e  w r i t t e n  on removable 7900 d i s k  
c a r t r i d g e s  and l a t e r  r e t r i e v e d  by programs running on d i f f e r e n t  HP 
computers which d o n ' t  have t h e  F i l e  Manager Po r t i on  of t h e  RTE system. 
Send Data t o  2100s. The Send Data t o  2100s command w i l l  cause t h e  
program t o  g e t  t h e  f i l e  name of a  d e f l e c t i o n  d a t a  f i l e  from t h e  
ope ra to r  and send t h e  con ten t s  of t h e  f i l e ,  a  word a t  a  t i m e ,  t o  t h e  
HP 2100s computer. 
Requires 
_ _ _ _ _  64-128 = 8192 words 
of Buffer Space C FOR NEXT FRAME LOOP 
Fig. 15 HP Computer 
from Disk F 
Disp la  
i l e  
y Data 
BLOCK 0 
256 BYTE FILE MANAGER BLOCKS 
85 Sets Per Block 
BLOCK I 
(BLADE 1 DATA) 
REPEAT FOR 
One 8 Bit Byte EACH BLADE 
LAST BLOCK 
BLADE 1 
VARIABLES DESCRIBING EXPERl MENT 
DATE AND T I M E  
NUMBER OF BLADES ON ROTOR 
NUMBER BLADES FROM WHICH DATA WAS TAKEN 
NUMBER OF PORTS A T  WHICH DATA WAS TAKEN 
NUMBER OF DATA POINTS SAVED PER BLADE 
RPM OF ROTOR 
NUMBER OF ANGLE CLOCK PULSES PER REVOLUTION 
MAXIMUM ERROR I N  ANGLE CLOCK A T  END OF REVOLUTION 
MAXIMUM DEFLECTION AND MAXIMUM DEFLECTION FO2 EACH BLADE 
Fig.  I h  Format o f  I)ef l e c t  ion 1)aLs o n  D i s k  
BREADBOARD SYSTEM AND TEST RESULTS 
The system b u i l t  du r ing  t h e  p re sen t  c o n t r a c t  was intended t o  t e s t  t h e  
f e a s i b i l i t y  of t h e  concept .  The c o n t r a c t  r equ i r ed  t h a t  t h e  a b i l i t y  t o  per- 
form c e r t a i n  func t ions  be  v e r i f i e d .  They were: 
1. Acquire and s t o r e  d a t a  from a sample p o r t  a t  t h e  r equ i r ed  
maximum sample r a t e .  
2. Acquire and s t o r e  d a t a  a t  t h e  maximum sample r a t e  from two 
o r  more p o r t s  s imultaneously.  
3 .  Acquire and s t o r e  d a t a  a t  t h e  maximum r a t e  wh i l e  sk ipping  
every o t h e r  s imula ted  b lade  t i p .  
4 .  Acquire and s t o r e  d a t a  a t  t h e  maximum r a t e  wh i l e  sk ipping  
every o t h e r  sample p o r t .  
5. Cont ro l  and update of t h e  ang le  c lock  s y n t h e s i z e r  a t  t h e  
r equ i r ed  maximum r a t e s .  
Add i t i ona l  func t ions  were f e l t  t o  r e q u i r e  s p e c i f i c  v e r i f i c a t i o n  al though 
t h e s e  func t ions  might b e  i n f e r r e d  from t h e  proper  ope ra t i on  above. These 
were: 
1. Demonstrate f u l l  s c a l e  count  bus 
2.  Demonstrate hand o f f  of f i r s t  b l ade  
3 .  Demonstrate s i t u a t i o n  where l a s t  b l a d e  s k i p  i s  d i f f e r e n t  than  
o t h e r  s k i p  ( i . e . ,  every o t h e r  b l ade  f o r  29 b l ades ) .  
The concept of window open and c losed  counters  t o  i n s u r e  v a l i d  d a t a  i n  
less than  optimum experimental  cond i t i ons  was developed dur ing  t h e  c o n t r a c t .  
Although t h e  demonstrat ion of t h i s  concept is  no t  a  c o n t r a c t  requirement ,  
i t  must b e  demonstrated t o  o p e r a t e  as planned s i n c e  i t s  i n c l u s i o n  i n  t h e  
system makes i t  a n  i n t e g r a l  element of t h e  measurement system. 
Also dur ing  t h e  des ign  of t h e  system, i t  w a s  decided t o  swi tch  between two 
s y n t h e s i z e r s  r a t h e r  than  a t tempt ing  t o  upda te  s i n g l e  s y n t h e s i z e r  i n  under 
50 nanoseconds. This  d e c i s i o n  e l imina ted  t h e  requirement  t o  demonstrate  
f u n c t i o n  (5) above. 
The t e s t  s e t u p  is shown i n  f i g .  17. A Futureda ta  development system f o r  
t h e  Z80 microprocessor  performed two func t ions .  It could b e  used i n  t h e  
emulator mode f o r  s i n g l e  DAM i n  which t h e  board could b e  checked ou t  u s ing  
t h e  280 and memory of t h e  development system r a t h e r  than  t h a t  of t h e  DAM. 
The development system was a l s o  used t o  s imu la t e  t h e  HP computer a s  a  
c e n t r a l  p rocessor .  
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The DAM ca rds  i nc lude  t h e  f i n a l  c i r c u i t  design components bu t  are wi re  
wrapped i n s t e a d  of layed o u t  on P.C. ca rds  (as they w i l l  b e  i n  t h e  f i n a l  
des ign) .  The TTL and ECL c o n t r o l  boards were w i r e  wrapped a s  w e l l  and 
they w i l l  be  t h e  a c t u a l  cards used i n  t h e  f i n a l  system. The l ayou t  of 
t h e  r a c k  w a s  a s  c l o s e  a s  p o s s i b l e  t o  a f i n a l  32 DAM rack  as i t  could be  
wi thout  knowing t h e  f i n a l  s i z e  of t h e  DAM ca rd  as a P.C. board. The wi re  
wrapped ca rds  a l s o  could not  be  placed on t h e  same spacing as P.C. ca rds .  
The spac ing  between s l o t s  7 and 8 was t h e r e f o r e  widened t o  a l low t h e  u s e  
of two adjo ined  cards  i n  t hese  s l o t s .  Except f o r  t h i s  odd spac ing  between 
7 and 8, t h e  count bus is  t h e  same a s  t h e  product ion count bus.  F ig .  18  
through 2 1  a r e  photos of t h e  breadboard system as s e t  up f o r  test 
BREADBOARD FUNCTIONAL TEST 
The t e s t i n g  ou t l i ned  i n  t h e  c o n t r a c t  and t h e  a d d i t i o n a l  t e s t  o u t l i n e d  
above a r e  system t e s t s .  P r i o r  t o  t h e  system t e s t ,  each board w a s  f u n c i  
t i o n a l l y  t e s t e d  t o  i n s u r e  t h a t  i t  w a s  wired and opera ted  a s  designed. 
The t e s t  s t e p s  a r e  l i s t e d  below. 
1. With t h e  Futuredata  system i n  t h e  emulator mode, e x e r c i s e  t h e  
8255 d u a l l t r i p l e  110 p o r t s  on t h e  d a t a  a c q u i s i t i o n  module. 
2.  Wri te  t o  and read from t h e  s t a t i c  RAM'S i n  t h e  emulator mcde. 
3. Write  t o  and read  from t h e  4k dynamic memory i n  a s i m i l a r  
manner. 
NOTE: S tep  2 and 3 can be  accomplished by p rog res s ive ly  
moving t h e  t e s t  program from i t s  r e s idence  i n  t h e  
development system memory i n t o  t h e  s t a t i c  and dynamic 
memories on t h e  DAM. 
4 .  Exerc ise  t h e  programmable counters  by programming a count and 
then i n p u t t i n g  a pu l se  t r a i n .  
NOTE: To t h i s  po in t ,  a l l  c i r c u i t s  on t h e  DAM were exerc ised  
except  t h e  PROM, t h e  2-80 and t h e  ECL count bus inpu t .  
5. Exercise  t h e  fou r  above c i r c u i t s  on t h e  DAM toge ther .  
6. Next, w r i t e  a s imple program f o r  execut ion on t h e  DAM board. 
Burn a PROM and check t h e  ope ra to r  of t h e  program i n  t h e  
emulator mode. I f  t h e  program ope ra t e s ,  i n s t a l l  t h e  2-80 
and PROM on t h e  DAM and run .  
NOTE: A t  t h i s  po in t ,  t h e  complete DAM board hardware except  
ECL inpu t  were checked ou t .  
Fig .  18  Development System Screen and Keyboard 
F i g . 1 9  Development System Floppy Disk, 





Fig ,  20 Breadboard System and Tes t  Equipment 
F ig ,  21  Data Acqu i s i t i on  Module Board 
w i t h  Emulator Cable i n  P l a c e  
7. Return t o  t h e  emulator mode. Enter  any command on t h e  c o n t r o l  
bus us ing  a  swi tch  box and a  s e t  of l i g h t s  t o  check t h e  d a t a  
bus. Check ou t  a l l  t h e  commands t o  t h e  DAM. The l ist  of 
commands accepted by t h e  DAM a r e  shown i n  Table 11. 
NOTE: A t  t h i s  p o i n t ,  t h e  DAM hardware except ECL and sof tware  
were checked out .  
8.  Repeat t e s t s  1 through 7 on t h e  second DAM. 
9 .  Now burn t h e  F i n a l  Program i n t o  t h e  PROM. Check out  by r epea t ing  
Step 7 i n  emulator mode and then  r epea t  S tep  7 us ing  t h e  2-80 and 
PROM on t h e  DAM. 
10.  Mount t h e  two DAM's i n t o  t h e  card cage and i n s e r t  t h e  con t ro l  card 
between t h e  Futuredata  and t h e  DAM's .  Using a  program w r i t t e n  f o r  
t h e  Futureda ta  t h a t  a l lows  s e t t i n g  up a  f i l e  of commands, and then 
sending t h e  f i l e  over t h e  command l i n e s ,  r epea t  t h e  commands 
previous ly  t r ansmi t t ed  by t h e  switch box. This  t e s t  checks ou t  
each DAM's  a b i l i t y  t o  respond when i t  is  addressed and t h e  rou t ing  
of commands through t h e  c o n t r o l  board. 
11. Next check o u t  t h e  c o n t r o l  card  commands t h a t  do not  involve  t h e  
DAM's ( i . e . ,  load s y n t h e s i z e r ,  e t c . )  . 
Check t h e  angle  c lock  po r t ion .  A t  f i r s t ,  t he  debugging command 
t h a t  a l lows t h e  ang le  c lock  t o  be  incremented is  u t i l i z e d ,  Next 
a  slow pu l se  t r a i n  i s  u t i l i z e d  a s  t h e  angle  c lock  counter  i npu t .  
During t h i s  t e s t i n g ,  t h e  window open and window c losed  counters  
a r e  d i sab led .  Blade a r r i v a l  pu l se s  a r e  fed t o  both DAM'S 
s imultaneously and a t  a  predetermined r a t e  ( i . e . ,  angle  clock 
pu l se  t r a i n  d iv ided  by 1 6 ) .  The p r i n t o u t  of t h e  count t a b l e  from 
t h e  two DAM's must b e  i d e n t i c a l .  
13. The two window open counters  and t h e  one window c losed  counter  
a long wi th  t h e  arm delay counters  a r e  now enabled. Again us ing  
a  slow pu l se  t r a i n  and a  c o n t r o l l e d  b l ade  a r r i v a l  pu l se  t r a i n ,  
two s u b t e s t s  a r e  run  wi th  a  scope used t o  monitor t h e  b l ade  d e t e c t  
l a g .  
a .  The b l ade  a r r i v a l  pu l se  t r a i n  is  stopped a f t e r  N pu l se s .  The 
window open count c l o s i n g  should now be  a b l e  t o  produce pulses  
f o r  each with a  p r e d i c t a b l e  de lay  showing up i n  t h e  s t o r e d  
count t a b l e .  ( i . e .  , t h e  system w i l l  " f r e e  wheel"). 
b .  Tes t  a  is repea ted  except  t h a t  t h e  b l ade  a r r i v a l  pu l se  r a t e  
is increased  ( i . e . ,  by 2 o r  4 ) .  The s t o r e d  count t a b l e  
should show t h a t  i t  has  ignored t h e  e x t r a  b lade  a r r i v a l  pu lses .  
FEASIBILITY TESTING 
I n i t i a l  planning f o r  t h e  experimental  t e s t i n g  involved s e t t i n g  up r a t h e r  
complex s i g n a l  sources  t o  a c t  as b l a d e  d e t e c t  pu l se s  while  ope ra t ing  t h e  
ang le  c lock  a t  va r ious  r a t e s .  The i d e a  was t o  run a  normal iza t ion  run ,  
then a  d a t a  run and examine t h e  d a t a  s t o r e d  i n  t h e  DAM. This type  of test- 
ing ,  r e q u i r e s  good synchroniza t ion  between t h e  ang le  c lock  and t h e  b l ade  
a r r i v a l  pu l se s  s o  t h a t  p r e d i c t i o n  can be  made about  t h e  c h a r a c t e r i s t i c s  of 
t h e  d a t a  s t o r e d .  This  high speed synchronized m u l t i p l e  pulse  t r a i n  
genera tor  was no t  a v a i l a b l e  and i n  f a c t  is  no t  necessary t o  prove t h e  
opera t ion  of t h e  system. 
It is  necessary t o  go through a  sample system ope ra t ion  when t h e  Futuredata  
system i s  s imula t ing  t h e  c e n t r a l  c o n t r o l  computer t o  understand the  t e s t i n g  
d e s c r i p t i o n  t h a t  fol low.  
I n  t h e  l i s t  of commands accepted by t h e  DAM, Table 11, t he  l a s t  command, 
40 -- "Include F i l e "  a l lows  commands t o  be s e n t  i n  sequence t o  t h e  DAM'S. 
I n  t h i s  way, d i f f e r e n t  f i l e s  can be  s e t  up t o  perform va r ious  t e s t s .  
Fig. 22 shows t h e  l i s t  of commands f o r  a  f i l e  c a l l e d  GDATA. These commands 
a r e  explained below. (See a l s o  Table 1 1 ) .  
19-10,o The 19 s i g n i f i e s  t h a t  i t  i s  a  command t o  t h e  c o n t r o l  
board. 10,O a r e  4  hex {j's o r  16 b i t s  of information.  
The 1 corresponds t o  a Stop Experiment Command and 
r e s u l t s  i n  a r e s e t  p u l s e  be ing  generated.  
B s i g n i f i e s  a  command t o  s t o p  t h e  angle  clock.  
50 is a  command t h a t  d iv ides  t h e  angle  c lock  by 1 , 2 ,  
4 ,8 ,  or  16 p r i o r  t o  feeding  t h i s  pu lse  t r a i n  t o  t h e  
window c losed  and window open counters .  The l a s t  0  
s i g n i f i e s " t h e  power of two a s  a  d i v i s i o n .  
This  s t a r t s  t h e  angle  clock.  
Command 1 s e t s  r e g u l a r  s k i p  count.  The zero means 
t h a t  no b l ades  a r e  skipped. 
Command 2  s e t s  t h e  s p e c i a l  s k i p  count ( i . e . ,  t h e  
number t o  s k i p  a f t e r  t h e  l a s t  b l a d e ) .  This  is  
a l s o  s e t  f o r  zero .  
Command 3 s e t s  t h e  group count which is t h e  number 
of b lades  f o r  which d a t a  w i l l  b e  taken i n  one 
r evo lu t ion .  I n  t h i s  case  i t  i s  t o l d  t o  t ake  d a t a  
from A (Hex) o r  10 b lades .  Since we a r e  no t  skip- 
ping any b lades  (commands 1-0 and 2-0). The r o t o r  
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Fig. 22 GDATA Test File 
Command 4 sets arm de lay  and window t i m e s .  The 7  
means t h a t  w e  a r e  address ing  p o r t  7. The 0 , l  is 
t h e  arm de l ay  t e l l i n g  t h e  p o r t  t h a t  a  b l a d e  a r r i v -  
i n g  a f t e r  1 c lock  pu l se  (= 1 MS) is t h e  f i r s t  b lade .  
The 0 ,2  s i g n i f i e s  t h a t  t h e  window c losed  t i m e  is 
two pu l se s .  The 00,20 is  t h e  window open 1 counter  
of 20 pu l se s .  The 0,10 is t h e  window open 3 counter  
s e t t i n g  of 10 p u l s e s .  (This s e t  up r e s u l t s  i n  t h e  
window coun te r s  e f f e c t i v e l y  be ing  disarmed.) 
Same command a s  above except  t o  p o r t  8. 
Command 5 sets t h e  l o c a l  s t o r e  count  which i s  t h e  
same as t h e  number of r e v o l u t i o n s  f o r  which d a t a  
w i l l  b e  taken.  The hex number FFF9 is t h e  nega t ive  
of t h e  number of r e v o l u t i o n s .  I n  t h i s  ca se  even 
r evo lu t ions  a r e  des i r ed .  -710 = Fg16 
Command B s e t s  t h e  expected v a l u e  command. The 7  
means we a r e  s e t t i n g  t h e  expected va lues  on ly  f o r  
p o r t  7. A means t h a t  t h e r e  a r e  10  va lues  t o  be  
s e n t  and t h e  number 1 - A s e t s  t h e  va lues  t o  
number 1 f o r  1st b lade ,  2 f o r  2nd b lade ,  e t c .  up 
t o  10 f o r  t h e  1 0 t h  b l ade .  
Command 9  t e l l s  t h e  p o r t  addressed t o  accep t  expected 
va lues  from t h e  previous p o r t .  I n  t h i s  c a s e  p o r t  8 
then g e t s  t h e  expected v a l u e  t a b l e s  from p o r t  7 .  
Command A t e l l s  t h e  p o r t  addressed t o  send expected 
v a l u e s  t o  t h e  nex t  p o r t .  I n  t h i s  ca se  p o r t  7  t o  
p o r t  8. 
Command 1 5  t e l l s  a  p o r t  t o  provide t h e  number i n  a  
g iven  memory l o c a t i o n .  I n  t h i s  ca se  we a r e  command- 
i n g  p o r t  8 t o  g i v e  u s  t h e  con ten t  of memory l o c a t i o n  
105E, ( l o c a t i o n  4190 i n  decimal) .  This  l o c a t i o n  is  
t h e  one b e f o r e  t h e  s t a r t  of t h e  expected v a l u e  t a b l e  
s t o r a g e  ( t h e  r ea son  f o r  t h i s  w i l l  b e  obvious i n  t h e  
next  command) . 
This  code does n o t  mean command A b u t  r a t h e r  t o  r e p e a t  
--
command 16  t e n  t i m e s .  Command 16 provided t h e  con ten t  
of t h e  next  memory l o c a t i o n  f o r  t h e  po r t  be ing  
addressed.  This  w i l l  r e s u l t  i n  t h e  readout  from p o r t  8 
of  t h e  10 expected va lues  t h a t  were put i n t o  p o r t  7  and 
s e n t  from p o r t  7  t o  p o r t  8. 
17-FF,10,9F,FF Command 17 s t o r e s  in format ion  i n t o  memory. FF 
(0) means a l l  p o r t s  respond 10,9F is t h e  memory 
l o c a t i o n  which is t h e  f i r s t  l o c a t i o n  f o r  b l a d e  
a r r i v a l  d a t a  FF(0) sends  255 zeros .  
' 19-10,O Reset. 
6- 7 T e l l s  p o r t  7  t o  t a k e  d a t a  from probe. 
6- 8  T e l l s  p o r t  8  t o  t a k e  d a t a  from probe. 
19-20,O S t a r t s  t h e  experiment.  
The above series of commands sets up a  test t h a t  t akes  d a t a  from every b lade  
of a  10  bladed r o t o r  f o r  7  r e v o l u t i o n s  o r  a  t o t a l  of 70 numbers. S ince  t h e  
arm de l ay  f o r  t h e  f i r s t  b l ade  h a s  been se t  i d e n t i c a l l y ,  both p o r t s  w i l l  
t h ink  t h a t  t h e  f i r s t  b l ade  a r r i v a l  pu l se  is  t h e  f i r s t  b l ade  and they w i l l  
a ccep t  t h e  d a t a .  An expected va lue  t a b l e  has  been s e n t  and t h e  a b i l i t y  t o  
move t h e  t a b l e  from one p o r t  t o  t h e  nex t  w i l l  b e  checked by r ead ing  o u t  t h e  
t a b l e  from 8  a f t e r  s t o r i n g  i t  i n  7  and moving i t  t o  8. The memory is  s e t  t o  
zeros  s o  t h a t  l a t e r  i f  numbers a r e  i n  t h e s e  l o c a t i o n s ,  then  t h e  experiment 
must have  p laced  them i n  memory. F i n a l l y ,  w e  t e l l  p o r t s  7 and 8  t o  s t a r t  t o  
t ake  d a t a .  The nex t  t h ing  t h a t  must happen is f o r  t h e  system t o  r e c e i v e  a  
l / r e v .  s i g n a l  then  - 1 M s  l a t e r  d a t a  w i l l  s t a r t  t o  be taken.  S ince  bo th  
p o r t s  a r e  s e t  up i d e n t i c a l l y ,  both p o r t s  should have e x a c t l y  t h e  same d a t a  
i f  t h e r e  a r e  no e r r o r s .  
To t e s t  t o  s e e  i f  c o r r e c t  d a t a  were be ing  taken,  an  experimental  se t  up a s  
shown i n  Fig.  23 was used. The s y n t h e s i z e r  used has  a  maximum i n p u t  
frequency of 150 kHz. This was taken  a s  t h e  ang le  c lock.  A d i v i d e  by 8 
output  o r  18  750 Hz p u l s e  t r a i n  was used f o r  t h e  b l ade  a r r i v a l  pu l se s .  With 
t h e s e  i n p u t s ,  f i l e  GDATA was c a l l e d  and then  t h e  l / r e v .  was s e n t  t o  t h e  
system. Another program was then used,  RDATA (Fig .  24) t h a t  p r i n t e d  ou t  80 
numbers on t h e  s c r een .  (Unfor tuna te ly  except  f o r  assembly l i s t i n g ,  t h e  
p r i n t e r  could n o t  be  addressed from t h e  Fu tu reda t a  system).  The r e s u l t s  
are shown i n  Fig.  2 6 .  The d a t a  i s  i d e n t i c a l  from p o r t  7 and 8 a s  p red i c t ed  
and t h e  increment i n  a n g l e  c lock  counts  f o r  each b l ade  d e t e c t  is 8. 
The test  was r e r u n  wi th  t h e  150 kHz d iv ided  by 7  r e s u l t i n g  i n  a  b l ade  
a r r i v a l  r a t e  of 21.428 kHz which exceeds t h e  maximum sample r a t e .  The 
r e s u l t s  were t h e  same a s  above except  t h a t  t h e  i n t e r v a l  was seven i n s t e a d  
of 8.  This  proves t h a t  t h e  coding of t h e  c r i t i c a l  loop of t h e  microprocessor  
is  capable  of ope ra t i ng  a t  a  f a s t e r  r a t e  t han  t h e  maximum sampling rate. 
I n c i d e n t a l l y ,  i n  bo th  of t h e s e  t e s t s  t h e  d a t a  taken  cons i s t ed  of 70 samples 
proving t h e  system's  a b i l i t y  t o  l i m i t  t o t a l  d a t a  ga thered .  
The next  t e s t  involved running t h e  a n g l e  c lock  a t  i t s  maximum r a t e  (=25 mHzj 
and t h e  b l ade  a r r i v a l  pu l se  t i m e r  a t  i ts  maximum r a t e  of 19.2 kHz. I n  t h i s  
case ,  t h e  two s i g n a l s  were n o t  synchronized i n  any way s o  t h a t  t h e r e  was no 
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r ep roduc ib l e  increment i n  t h e  d a t a  s to red .  The t e s t  must t h e r e f o r e  c o n s i s t  
of s t a r t i n g  both modules a t  t h e  same time and comparing t h e  d a t a  t o  show 
t h a t  t h e  d a t a  s t o r e d  i n  both modules was i d e n t i c a l .  I n  t h e  a c t u a l  ope ra t ion  
of t h e  t e s t ,  t h e  d a t a  w a s  not  exac t ly  i d e n t i c a l ;  however, i t  v a r i e d  only i n  
t h e  l e a s t  s i g n i f i c a n t  b i t .  
A t  t h i s  po in t ,  t h e  test requirement should be  reviewed and a  b r i e f  descr ip-  
t i o n  of t h e  t e s t  run  g iven  and t h e  r e s u l t s  descr ibed .  
1. Acquire and s t o r e  d a t a  from t h e  sample po r t  a t  t h e  requi red  
maximum sample r a t e .  
Tes t :  No t e s t s  were performed which exerc ised  only  one 
s i n g l e  po r t .  
2. Acquire and s t o r e  d a t a  a t  t h e  maximum sample r a t e  from two o r  
more p o r t s  s imultaneously.  
Tes ts :  Two t e s t s  were run.  One where t h e  angle  c lock  w a s  a t  
150 kHz and t h e  b l ade  pass  a t  150 00017 = 21 428 Hz 
(over  t h e  maximum sample r a t e  of 19 200). The second 
t e s t  u t i l i z e d  an  unsynchronized ang le  c lock  a t  25 mHz 
and t h e  b l ade  a r r i v a l  pu l se  t r a i n  a t  19 200 Hz. 
Resul t s :  I n  t h e  f i r s t  t e s t  t he  d a t a  was i d e n t i c a l  i n  both p o r t s  
and t h e  increment between d a t a  samples was seven counts  
on t h e  a n g l e  c lock .  
I n  t h e  second t e s t  t h e  d a t a  was i d e n t i c a l  i n  both  p o r t s  
w i t h i n  the  l e a s t  s i g n i f i c a n t  b i t  ( i . e . ,  count s t o r e d  
sometime v a r i e s  by one).  This  has  been a t t r i b u t e d  t o  
t h e  breadboard ECL c lock  used. 
3 .  Acquire and s t o r e  d a t a  a t  t h e  maximum r a t e  whi le  sk ipping  every 
o the r  s imulated b l ade  t i p .  
Test :  The ang le  c lock  was run  a t  150 000 Hz and t h e  b l ade  pass 
a t  150 000/7 = 2 1  428 Hz. The t e s t  was programmed f o r  
10 b lades .  The r e g u l a r  s k i p  count was s e t  t o  2  t o  t ake  
d a t a  from every t h i r d  b l ade  whi le  t h e  s p e c i a l  s k i p  count 
was s e t  t o  s k i p  0  b lades .  Data should be  taken from 
blades  1, 4, 7, 10, 1, 4  e t c .  
Resul ts :  The d a t a  i n  each p o r t  w a s  i d e n t i c a l  s i n c e  t h e  arm de lay  
was s t i l l  s e t  t o  1 microsecond. The i n t e r v a l  between 
b lades  1, 7  and 10  was v e r i f i e d  t o  b e  7  x  3 = 21 whi le  
t h e  i n t e r v a l  between 10 and 1 was v e r i f i e d  t o  b e  7. 
4. Acquire and s t o r e  d a t a  a t  t h e  maximum r a t e  whi le  sk ipping  every 
o the r  sample p o r t .  
Test :  Angle c lock  and b l a d e  pas s  f r equenc i e s  a r e  as i n  Tes t  c .  
Ten b l ades  were used and no b l a d e s  were skipped. Command 
6 was g iven  only  t o  p o r t  7 wh i l e  command 7, t a k e  d a t a  
from previous p o r t ,  was g iven  t o  p o r t  8. 
Resu l t s :  Seventy numbers w i th  an i n t e r v a l  of 7  should be  t aken  i n  
p o r t  7  then  i ts  d a t a  should b e  s e n t  t o  p o r t  8 where 70 
more samples are s t o r e d .  The key h e r e  i s  t h a t  t h e  i n t e r -  
v a l  between t h e  70th sample a t  p o r t  7 and t h e  f i r s t  sample 
a t  p o r t  8 was a l s o  7.  
5.  Contro l  and update  t h e  a n g l e  c lock  s y n t h e s i z e r  a t  t h e  r equ i r ed  
maximum r a t e .  
Tes t s :  It was agreed t h a t  i f  two s y n t h e s i z e r s  were used and t h e  
ou tput  was switched each r e v o l u t i o n  then i t  w a s  no t  
r equ i r ed  t o  demonstrate  t h a t  a  syn thes i ze r  could be  up- 
da ted  i n  3 . 3  M s .  The t e s t  run  was simply t o  swi tch  
between two i n p u t s  t o  t h e  swi tch  and check t h e  ou tpu t  
t o  i n s u r e  a smooth swi tch .  
Resu l t s :  A smooth swi tch  was observed on a  scope except  a t  t h e  
h igh  r a t e  of 25 mHz. Some problem was encountered a t  
t h i s  r a t e ;  however, i t  was f e l t  t h a t  t h i s  was a  minor 
adjustment  problem i n  t h e  ECL swi tch .  
6 .  Demonstrate f u l l  s c a l e  count  bus .  
T e s t  & The a c t u a l  f u l l  s c a l e  count  was used f o r  a l l  t e s t s .  
Resu l t s  : 
7. Demonstrate handoff of f i r s t  b lade .  
Tes t s :  T h e t i m e b e t w e e n b l a d e a r r i v a l p u l s e s w h e n o p e r a t i n g a t  
21 428 Hz is  47 microseconds. The microprocessor  c lock  
d iv ided  by 2 ( $ 1 2 )  i npu t  t o  t h e  arm de lay  counter  has  a  
per iod  of 0.8  microseconds. I f  t h e  arm de lay  i s  set  a t  
1 pu l se  f o r  p o r t  7 and 120 pu l se s  f o r  p o r t  8 then d a t a  
w i l l  no t  s t a r t  a t  t h e  same time i n  each p o r t .  
Resu l t s :  For t h e  above d a t a  t h e  f i r s t  l i n e s  of t h e  s t o r e d  d a t a  
s t a r t e d  a s  shown below i n d i c a t i n g  p o r t  8 skipped two 
b l ade  a r r i v a l s  (0.8 x 120 = 96vsec) .  
P o r t  7 52 59 60 67 ,6E ... 
P o r t  8 60 67 6E 75 7C . . . 
Other arm de l ays  and b l ade  a r r i v a l  f r equenc i e s  were 
t r i e d  wi th  t h e  p r e d i c t a b l e  r e s u l t s .  
8. Demonstrate s i t u a t i o n  where l a s t  b l ade  s k i p  is  d i f f e r e n t  t han  
t h e  sk ip .  
See Tes t  c. 
The demonstrat ion of t h e  window c losed  and window open counters  were eval- 
ua ted  dur ing  t h e  f u n c t i o n a l  t e s t  of t h e  DAM'S. I t  w a s  d i f f i c u l t  t o  show 
one b l ade  a r r i v a l  pu l se  miss ing  o r  an  e x t r a  n o i s e  pu l se  f o r  a n  a c t u a l  
pu l se  t r a i n .  The p a r t  t h a t  could b e  demonstrated was t h a t  i f  a  t e s t  was 
s e t  up and t h e  l / r e v .  s i g n a l  s e t ,  b u t  no b l ade  a r r i v a l  pu l se s  s e n t ,  t h e  
system would f r e e  wheel. The r e l a t i o n s h i p  between window t imes and t h e  
d a t a  i n t e r v a l  had a r a t i o n a l  r e l a t i o n s h i p .  
I n  a d d i t i o n  t o  t h e  above, s imula ted  normal iza t ion  runs  were conducted and 
c a l c u l a t i o n s  of b lade  d e f l e c t i o n s  made. A l l  r e s u l t s  were a s  p red ic t ed .  
SUMMARY AND CONCLUSIONS 
1. The t u r b o j e t  b l ade  v i b r a t i o n  d a t a  a c q u i s i t i o n  system has  been designed 
a s  envisioned by NASA i n  t h e  Request f o r  Proposal .  
2. During program reviews wi th  NASA personnel ,  i t  became apparent  t h a t  
some p rov i s ion  should be included i n  t h e  system des ign  f o r  missing 
b l ade  pu l se s  and e x t r a  n o i s e  pulses  a t  a given po r t .  This w a s  done 
and included i n  t h e  design.  
3 .  Timing cons ide ra t ions  based on c i r c u i t  and sof tware  a n a l y s i s  showed 
t h a t  t h e  system w i l l  o p e r a t e  as planned. 
4 .  A system cons i s t i ng  of t h e  c o n t r o l  cards  and two d a t a  a c q u i s i t i o n  
modules was breadboarded f o r  f e a s i b i l i t y  t e s t i n g  . 
5. F e a s i b i l i t y  t e s t i n g  was conducted us ing  a  microprocessor  development 
system t o  s imu la t e  t h e  f i n a l  system con t ro l  computer. Tes t s  were 
conducted us ing  s imulated b l ade  a r r i v a l  pu lses .  
6. Severa l  c r i t i c a l  func t ions  were i d e n t i f i e d  t h a t  should be  t e s t e d . i n  
a d d i t i o n  t o  t hose  i d e n t i f i e d  i n  t h e  contract , .  
7 .  A l l  tests were succes s fu l ly  completed and t h e  r e s u l t s  i n s u r e  t h a t  a 
f i n a l  system b u i l t  t o  t h e  des ign  w i l l  o p e r a t e  a s  planned. 
RECOMMENDATION 
One s imple recommendation r e s u l t s  from t h e  succes s fu l  completion of t h e  
f e a s i b i l i t y  t e s t i n g .  S ince  t h e  f e a s i b i l i t y  of t h e  Turboj e t  Blade Vibra- 
t i o n  Data Acqu i s i t i on  System has  been demonstrated, f a b r i c a t i o n  of t h e  
f i n a l  f u l l  s c a l e  system should b e  i n i t i a t e d .  
